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INTRODUCTION 
Three Dimensional Integration (3DI) is one of the most promising methods for 
increasing the nmnber of devices per chip. In this technique, layers of circuits are built using 
Silicon On Isolator (SOI) technology. Then, these layers are stacked on top of each other and 
interconnected via Vertical Interconnects (Vis). There are three main original contributions in 
this paper for this technology: 
• A new active device architecture for this technology is presented in Chapter 1 and 
further developed and verified in Chapters 5 and 6. 
• A new inter-layer semiconductor shield to manage the problem of cross-talk 
between the layers is introduced in Chapter 2. Later this idea was further developed 
for analog and microwave circuits in Chapter 4. Effectiveness of this inter-layer 
shield is experimentally verified in Chapter 7. 
• A new process for fabrication of this technology, based on newly developed 
technologies discussed in Appendix 1, is presented in Chapter 3. This process is 
verified using SUPEIEM computer simulation in Chapter 6. 
To familiarize and refresh the reader with this work's foundations, a review of the 
special techniques for manufacturing semiconductor devices, related to 3DI technology, is 
presented in Appendix I. To be inclusive, this Appendix compares this technology with rival 
technologies, i.e. Wafer Scale Integration (WSI) and Ultra Large Scale Integration (ULSI). 
One can conclude based on the materials presented in this Appendix that 3DI is more promising 
than the other two technologies. 
Chapter I is devoted to the selection and design of the most appropriate device that can 
meet the stringent requirements of 3DI technology. The compatibility of currently used devices 
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with a 3DI technology is presented first. Then, a new device architecture is proposed for this 
technology. Finally, a theoretical analysis of ±e characteristics of this device is presented. 
Chapter 2 is devoted to analyze and solve the important problems associated with this 
technology. This chapter includes discussions about inter-layer cross-talk and appropriate 
shield design to overcome this problem. Other significant issues related to 3DI technology 
presented in this chapter are: the heat dissipation of a 3DI chip and appropriate device isolation 
methods for this technology. 
In Chapter 3 a review of variety of approaches to create a practical 3DI chip is 
presented. Then, a fabrication procedure for 3DI technology based on the technologies that 
was reviewed in Appendix 1 is proposed. 
Chapter 4 deals with the issues concerning analog circuits fabricated based on 3DI 
technology. This chapter examines construction of passive elements, such as inductors, in 
several closely packed semiconductor layers environment. Further more, the issues concerning 
3DI microwave circuits are uivestigated. 
Choosing practical materials for the device presented in Chapter 1 is the subject of 
study in Chapter 5. Numerous metals and metal-silicides are investigated for selection of 
correct metal-semiconductor or [meial-silicide]-semiconductor ohmic contact for both n-type 
and p-type semiconductors. Also, the "aging" of such contacts are investigated. 
Chapter 6 is intended to utilize computer simulation to verify the 3DI processing steps 
presented in Chapter 3. SUPREM simulation is utilized to examine several cross section of the 
processing steps. Furthermore, widely accepted Finite Difference Method (FDM) is utilized to 
verify the active device designed for 3DI technology in Chapter 1 and Chapter 5. 
Experiments designed for verification of the inter-layer shield along with discussion of 
the results is presented in Chapter 7. As it will be fully discussed in this chapter, two sets of 
double sided polished wafers of the same thickness were used to verify our theoretical results 
obtained in chapter 2. In one set of wafers we diffused Phosphorous in one side of the silicon 
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wafers to create a highly doped layer with thickness of a few jim. The other set of wafers were 
left undoped. The measurement showed that this shallow layer of highly doped silicon reduced 
the cross talk problem to an acceptable level. 
The overall conclusions are presented in the final chapter of this paper. 
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1- DEVICE ARCHITECTURE FOR 3DI TECHNOLOGY 
A review of 3DI requirements and the latest developments in its related technologies is 
presented in the Appendix. Moreover, it has been mentioned in the Appendix , that one of the 
biggest problems associated with 3DI technology is the possibility of redistribution of 
impurities in lower layers when the substrate is heated to build the upper layers. As a result, 
strenuous temperature requirement and other processing conditions are placed on each 
processing step. These conditions can be eased by designing new devices that are more 
compatible with 3DI technology. These devices should be more resistant to the environments 
that are required for production of the upper layers. Therefore, these new devices should 
impose less restrictive conditions on the processing steps. 
In this chapter the focus is on the devices. First, the compatibility of conventional 
devices with 3DI technology is evaluated. Then, new devices for 3DI technology will be 
presented and explained. 
1.1 Conventional Devices and 3DI Technology 
Conventional devices, such as MOSFETs and bipolar transistors, are not particularly 
designed for use in 3DI technology. In order to employ these devices in a 3DI technology, 
extremely strenuous conditions should be imposed on each process of manufacturing. To 
better comprehend this, let us consider two of the most popular active devices used in today's 
technology. 
1.1.1. Bipolar Transistors and 3DI Technology 
The bipolar transistor is the first device to be considered here. This device was more 
popular m the past and is still being used extensively in different IC technologies (such as TTL, 
ECL, and many analog technologies). 
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In most bipolar transistors, the base region is only less than 1 jim thick. Nevertheless, 
this region is the most important part of a bipolar transistor, a small change to the thickness of 
this region and in its impurity concentration relative to the other two regions can change the 
characteristics of the device considerably. This can also be observed from the formula used for 
calculating the gain of a bipolar transistor HI 
R Ne Ne P^-——i" Po -hpE-
Ne = Emitter Doping. 
Nb = Base Doping. 
W = Undepleted Width of the Base region. 
W 
Qb = /N(x)dx (Qb is calledGummel number) | Eq. 1.2 
0 
N(x) is the base impurity distribution 
As can be seen in this equation, a small change to the base impurity level leads to large 
variation in the gain of the transistor. With this in mind, let us examine ±e doping profile of a 
typical bipolar transistor that is shown in Fig. 1.1. It can be observed from this figure that a 
heavily doped emitter region is next to a relatively lightly doped base region. This is done to 
increase the transistor gain as explained in the above equations. Therefore, any heating steps 
required for manufacturing of the upper layers can cause the impurities from emitter region to 
migrate to base region, resulting in a change in the impurity concentration of the base and its 
effective width. Moreover, the impurity of the base region, which is at a higher level than the 
collector region, can diffuse into the collector region making the transistor gain more suseptable 
to collector voltage. Here, note that the collector's n"*" region shown in Fig. 1.1 (which is used 
to reduce series resistor) can defuse and cause problem in a bipolar transistor. 
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BASE (p) 
BURIED LAYER 
(n+) 
2.0 
DEPTH (fj.m) 
4.0 
Fig. 1.1. Doping profile of a typical bipolar transistor.[-1 
The simple analysis presented above shows that bipolar transistor is not suitable for 
3DI technology; therefore, other active amplifying devices should be examined for this 
technology. 
1.1.2. MOSFET and 3Dl technology 
The other popular device currently used in semiconductor industry is MOSFET. 
Analogous to bipolar transistor, MOSFET, is highly vulnerable to the redistribution of 
impurities which can occur as a result of high temperatures needed to build upper layers. This 
fact can be observed fi-om Fig. 1.2. As it can be seen in this figure, a relatively lightly doped 
gate is located in-between two heavily doped regions of the device (source and drain). 
Moreover, the gate's doping is of the opposite kind of impurity than the other two regions. 
Therefore, die high temperature used to build upper layers can cause the impurities inside the 
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source and drain to diffuse into the gate and ±en dope it with opposite impurity. This means 
the source and drain boundaries move closer to each other. The closer proximity of the source 
and drain can cause the depletion regions of the source and the drain to touch each other, 
causing device to nnialfiinction. Furthermore, the characteristics of FETs are heavily influenced 
by the gate length. With reduction in the gate length, the device parameter changes sharply. Of 
course, MOSFETs with smaller gate lengths are more vulnerable to the redistribution of 
impurities than MOSFETs with larger gate lengths, as can be concluded from Fig. 1.2. 
n diffusion for Source & Drain 
Gate Metal 
A) L 
Depletion Region 
Tlin ox 
n diffusion for Source & Drain 
Gate Metal 
B) 
Depletion Region 
T lin ox 
Fig. 1.2. N-chaimel MOSFET. A) normal MOSFET. B) the source and drain impurities 
have diffused into gate region. As a result, the B device is not functioning correcdy. 
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1.2. New Devices and 3DI technology 
In the quest to design a device that is more compatible with possible 3DI technology, 
many types of transistor architectures were considered. At first glance, the devices designed 
for sub-micron technology, such as UMOSl^l and VMOSW, looked very promising. 
However, these devices require many processing steps and make the surface of the substrate 
jagged. Therefore, an extensive planarization step should be undertaken after production of 
each layer. It is common knowledge that as the number of steps increases, the over all yield 
decreases. As a result, it is very important to reduce the number of processing steps as much 
as possible, especially for 3DI technology. One comes to this conclusion because each 
processing step for building each layer should be repeated n times for a n layer structure. In 
addition, these architectures require many types of impurities with different concentrations to 
be present on each device. These impurities are still vulnerable to redistribution as a result of 
high temperatures used for building the upper layers. 
On the other front, Metal-Semiconductor Field Effect Transistor (MESFET) is the 
device of choice in GaAs technology. This is due to GaAs' high resistance that acts as an 
insulator. Moreover, GaAs Oxide has undesirable characteristics. A closer look at MESFET 
reveals that this device uses only one type of impurity; therefore, the redistribution of 
impurities within the device does not disturb the device. In addition, there is no sensitive 
thinox region in the MESFET, which would eliminate the concems of high temperature effects 
for such region. Finally, it only takes very few processing steps to build this device, which 
should lead to higher production yield. These characteristics inspired me to use the structure of 
this device as a reference for designing a 3DI compatible device. 
1.2.1. SOI Schottky Barrier Field Effect Transistor (SOI-SB-FET) 
The predicaments associated with manufacturing of the popular semiconductor devices, 
such as BJT, and MOSFET provided the incentive to design a more suitable device for 3DI 
9 
technology. Since the 3DI technology uses layers of Silicon On Insulator as the building 
blocks, the device is designed to take advantage of this feature of 3DI technology. Secondly, 
in order to reduce ±e likelihood of damage to the device, the device should have as few regions 
of impurity as possible. That is, a device with two different impurity regions is better than one 
with three different impurity regions. Therefore, a device with one impurity region is the most 
favorable device for 3DI technology. To accommodate these constraints, the following device 
is suggested by this paper. 
Fig. 1.3 presents a schematic view of this device. As it can be seen from this figure, a 
piece of metal is placed on top of an SOI layer creates the device similar to MESFET on GaAs. 
The device that could be isolated by various means, such as oxidized ring guard or ring 
Schottky barrier. These methods will be discussed later. Of course, the metal could be 
replaced by metal-silicides and other changes should be made (such as placement of metal 
diffusion barrier under the metal) to made this device truly compatible with 3DI technology. 
The depletion region created by Schottky barrier limits the height of the channel and as 
a result controls the follow of electrons from source to drain. By application of various 
potentials to the gate metal with respect to the channel the height of the depletion region can be 
controlled. In following sections, the relation between this potential and the height of the 
depletion region, along with the other characteristics of this device, will be investigated. 
1.2.2. The Physics of SOI-SB-FET 
At this point, let's take a closer look at this device. The Schottky barrier is the most 
important concept in this device. The true understanding of this device is not possible without 
a good understanding of the Schottky barrier; therefore, a review of die Schottky barrier 
phenomenon is presented in the next section. 
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Metal 
Insulator 
Semiconductor 
Insulator 
Source 
Metal • 
A-A Cut 
Depletion region 
Gate I Drain 
Semiconductor 
Insulator 
Fig. 1.3. Schematic diagram of a SOI-SB-FET 
1.2.1.1 • Schottkv Barrier in SOI-SB-FET 
To investigate this subject, first let's review a few of the key terms. The first important 
term in this area is the metal's work fiinction (Om). The metal's work function is defined as 
the energy required to lift an average electron (an electron in Fermi level) from the surface of 
the metal to the vacuum surrounding it. This energy can be calculated using quantum 
mechanics.l^l There are two main contribution to this energy: volume contribution and 
surface contribution.The volume contribution is related to electron's energy due to the 
periodic potential of metals. This energy has to do with how the metal's electron orbitals are 
filled at natural state. The surface contribution is related to the existence and the state of 
dipoles at the surface of the metal.tTl 
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It is obvious that if ±e surface condition of a metal changes, the contribution of this 
factor changes, as well. Such alterations may also come about as a result of the adsorption of a 
gas or other materials by the metal's surface. Moreover, the crystallographic orientation of a 
metal can change the dipole forces on the surface of the metal. This results in a change to ±e 
surface contribution of the metal's work function. Tungsten, for instance, is known to have 
the work function of equal to 4.47 eV in (111) surface, 4.63 eV in (1(X)) surface, and 5.25 eV 
in (110) surface, However, for practical purposes this energy is measured by methods such 
as photoelectric phenomenon. 
An analogous term work function is defined for the semiconductors, too. The 
semiconductor's work function (<I>s) is defined as the energy difference between an imaginary 
electron at Fermi level and an electron at the vacuum (infinity) level. One should note that 
except for degenerate semiconductors, the Fermi level of a semiconductor is in the forbidden 
band gap. Therefore, in reality no electron can be found at the Fermi level of a semiconductor. 
However in statistical or macro point of view , the weighted average of the electrons' energies 
in a semiconductor is equal to the Fermi level of that semiconductor. Consequendy, "the 
weighted average of the energies necessary to remove an electron form the valence and 
conduction bands"[61 is defined as the work function of a semiconductor. 
Electron affinity (Xs) is another important semiconductor parameter that will be seen in 
this smdy, time and time again. This term is defined as t/ie energy required by an electron at 
the bottom of conduction band for it to break free ft-om the semiconductor. This entity, like the 
work function, is susceptible to the surface condition of the semiconductor. 
Finally, let's define ^ to be the potential difference between Fermi level and the bottom 
of the conduction band. That is: 
5 = Eq .  1 .3  
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Where Ec is the energy level at the conduction band, Ep is the Fermi energy level, <I)c is the 
potential of the conduction band, <I>f is the potential at the Fermi level, and q is the charge of an 
electron. The value of ^ could be calculated based upon the impurity concentration of 
semiconductors. For n-type semiconductor, this value equals torf^l 
Nc Ec - Ep KT - -V, . , r, ^ - c , , S  =  ^— Ln(^  )  (Fo rn - type )  |  Eq .  1 .4  
Similarly, for p-type this value could be calculated asrt^l 
q q 
e Ec - Ep (Ec - Ev ) - (Ep - Ev ) Eg KT , , Ny . , 
i 3 = 5 a ' (ForP-tyP^) 
Eq .  1 .5  
Where Ey is the valence band energy level. Eg is the energy gap of the semiconductor. K is the 
Boltzmaim's constant, T is the absolute temperature in °K, Ny is the effective density of states 
in the valence band, Nc is the effective density of states in the conduction band, Na is the 
concentration of acceptor impurities, and Np is the concentration of the donor impurities in the 
semiconductor. Fig 1.4 is a schematic representation of various energies defined so far. 
A i 
• 
c A 
_* 
Vacuum Level 
Conduction band 
Fermi Level 
Intrinsic level 
Valence Band 
n-type 
A 
J 
_Eg_q_  
P-type 
Vacuum Level 
Conduction band 
Intrinsic level 
Fermi Level 
Valence Band 
Fig. 1.4. Schematic diagram of the different energy concepts in a semiconductor. 
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Therefore, as it can be seen from Fig. 1.4. the work fiinction of a semiconductor can 
be calculated as follows: 
=  +  ^  Eg .  1 .6  
Now let's see how the energy-band diagram adjust itself when a semiconductor and a 
metal make a contact. The explanation that follows is based on the Schottky theory of metal-
semiconductor contact. According to this theory, the Fermi Level of semiconductor aligns 
itself with the Fermi level of the metal. This result occurs because to the fact that both materials 
exchange electron until they reach thermal equilibrium. The metal electrons can move freely 
inside metal; therefore, any loss or gain of electrons at the contact site is shared with the rest of 
the metal. However, when the area adjacent to the contact in the semiconductor losses or gain 
electrons; it creates immobile charges at that area. These immobile charges, which are located 
close to the contact surface, form an electric field that prevents the further transfer of electrons 
between the two materials. As mentioned before, the Fermi levels have to be aligned. To 
compensate for this alignment, the other energy levels bend as result of the electric field. An 
example of a space-energy diagram for both the n-type and the p-type semiconductor is given 
in Fig. 1.5. 
As can be concluded from the Figure 1.5, the height of the barrier between a n-type 
semiconductor and a metal can be calculated as follows: 
=  Eq-  1 -7  
This equation is due to the fact that in the n-type semiconductor electrons are the 
majority carriers, which are mainly responsible for the current transport. Moreover, the 
weighted average of the electron energies inside the semiconductor is equal to the Fermi level. 
Therefore, an electron should have energy qOb higher than an electron with an average energy 
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to be able to travel from the semiconductor side to the metal side. 
Of course, this is a rough estimate of the value of this barrier. There are other factors 
involved for determing for a more accurate calculation of barrier heights. Two such important 
considerations are the Schottky effectf^l (which tends to lower barrier heights as a result of 
image chargest^^]) and the effect of interface charges. 
f 
i ^ y Fermi Levely 
Vacuirai Level 
Conduction Band 
Intrinsic Level 
Valence Level 
n-type semiconductor metal contact 
Vacuum Level Vacuum Level 
0 
m 
yFermi Level 
Conduction Band 
Intrinsic Level 
Valence Level 
p-type semiconductor metal contact 
Fig. 1.5. Space-energy diagram for a n-type (top) and a p-type (bottom) semiconductor-metal 
contact. 
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The Schottky effect in lowering the barrier height could be calculated asrf^I 
A<I>=a LS- I  Eq .  1 . 8  
V4nes ^ 
where E is the external electric field (here it is assumed that extemal electric field is much larger 
than the electric field generated by Schottky contact) and £5 is the semiconductor's static 
permittivity. Fig 1.6 presents a graphical view of the barrier lowering as a function of square 
root of extemal electric field for Au-Si contact.191 
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Fig. 1.6. Measurement of barrier lowering as a fiincdon of the electric field in a Au-Si 
diodet^l 
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Evidence in Figure 1.6 combined with the fact that most barriers usefiil to this study are 
one to two order magnitude larger than barrier lowering under practical simations, show that 
the effect of barrier lowering is insignificant for proposes of this study. 
Similar argument could be made for p-type semiconductor; Although, one should keep 
in mind that the carriers in this type of semiconductor are the holes. As a result, the barrier 
height for a p-type semiconductor can be calculated as follows: 
qOb = Eg - - ^ s) (For p-type semiconductor-metal contact) 
This equation can be explained using Fig. 1.5. As can gathered from this figure, an 
average hole's energy should increase q<I>b to be able to overcome the energy barrier. Also, 
note that the energy of a hole increases downward in Fig 1.5. 
By comparing the equations given for calculation of p-type and n-type semiconductor-
metal contact, it can be concluded that the sum of the barrier heights for a particular metal with 
n-type and p-type of one semiconductor should be equal to the the band gap of that 
semiconductor. That is: 
Fg = q( ^bn I Eg. 1.10 
1.2.2.2. Ohmic vs. Recufving Metal-Semiconductor Contacts 
When a semiconductor and a metal make a contact there are two different types of 
contacts may result. One type has rectifying characteristics and the other is very similar to an 
ohmic contact. 
Metal-semiconductor ohmic contact has characteristics very similar to an ohmic resistor. 
A good metal-semiconductor ohmic contact has low resistance that is constant under forward or 
reverse polarity. Both n-type and p-type semiconductors are capable of producing ohmic 
contacts. To have an ohmic contact in a n-type semiconductor, the metal's work fiinction 
Eq .  1 .9  
17 
should be less than the semiconductor's work function. However, in order to have an ohmic 
contact in a p-type semiconductor, the work fianction of the semiconductor should be less than 
the work fianction of the metal. 
Similarly, both n-type semiconductors and p-type semiconductors can make rectifying 
contacts with metals. In this case, the n-type semiconductor should have a lower work 
fiincdon than metal while the p-type semiconductor should have higher work function ±an the 
metal to make a rectifying contact with metals. A synopsis of all these cases are shown in Fig 
1.7. 
Fig. 1.7. Barriers for semiconductors of different types and work functions, n-type: (A) 
(rectifying); (B) <I)m< (ohmic). p-type: (C) Om> Os (ohmic); (D) 
4>ni> <I>s (rectifying).no] 
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Of course, the behavior of the ohmic contact can be explained as follows with the help 
of Fig 1.7. In Fig 1.7. (B) if the contact is biased in such a manner that electrons flow from 
semiconductor to metal, there is no barrier in its path. On the other hand, if the contact is 
biased so that electrons follow from the metal side to the semiconductor, the high concentration 
of electrons near the contact (which had caused the bands to bent downwards and is called the 
accumulation region) acts as a cathode providing ample amount of electron. In this case the 
resistance is determined by the bulk resistance of the semiconductor.HO] A similar argument 
can be made for holes of the Fig 1.7 (C), which is a p-type ohmic contact. 
In this smdy, both the rectifying contact and the ohmic contacts are of interest. The 
rectifying contact is utilized for gate contact; whereas the ohmic contact is utilized as source 
and drain contacts to outside world. 
1.2.2.3. Depletion Laver in a Metal-Semiconductor Contact 
So far, the condition for creation of Schottky barrier has been reviewed. Now, it is 
time to calculate the depth of the depletion region in a metal-semiconductor contact. It should 
be noted that not all metal-semiconductor contacts create a depletion region, as explained in 
previous section. 
The Schottky theory assumes that in metal-semiconductor contact, the majority carriers 
of the semiconductor adjacent to the contact site may migrate to the metal. This migration 
leaves the atoms of semiconductor adjacent to the contact site charged. For example, when the 
electrons migrate from the n-type semiconductor to a metal, the donor atoms near the contact 
lose their electron in this process. Therefore, they are positively charged. These charged 
atoms create an electric field that prevents further movement of electrons from semiconductor to 
metal. However, such a charged region in the metal side will be on the surface of the metal in 
order to cancel any electric field inside the metal. This design is based on the electric field 
inside the metal which is always zero. Fig 1.8 presents a graphical view of the charged region 
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for both the a-type and p-type of semiconductors. The stationary charges are shown inside a 
circle. Looking at Fig 1.8, one oberves that the stationary charges in an n-type semiconductor 
are positive donor atoms and the stationary charges in p-type semiconductor are negative 
acceptor atoms. 
To get a mathematical view of this phenomenon, let's apply the Poisson's equation to 
the metal-semiconductor contact. General Poisson's equation could be written as: 
P(x) 5^ 
5x2 
Eq .  1 .11  
Applying this equation to the charged region where Nb is equal to the concentration of 
donors(ND), in a n-type semiconductor, or acceptors(NA). in the p-type semiconductor 
5<D 
5 x 2  
qNs 
es 
( 0 < x < h )  E q .  1 . 12  
Metal n-type Semiconductor 
t t 
Metal p-typs Semiconductor 
Charged Region Neutral Region Charged Region Neutral Region 
§ Donor atoms Acceptor atoms 
+ Holes 
Electrons 
Figure. 1.8. Charged distribution of n-type and p-type semiconductor-metal depletion contact. 
20 
5 ( - = f ^5x Eq. 1.13 
5x Es 
Assuming the doping density is uniform in this region: 
5<I> qNfiX 
5x Ss 
+  C  Eq .  1 .14  
applying the limits of integrations to the above equation: 
-h 50 _ qNfiX 
5x Es 
+ C Eq .  1 .15  
-•o 
5x 
5<t> 
5x 0. 
qNsh 
ES 
Eq .  1 .16  
- [  E(h )  -  E (0 )  ]  =  qNeh 
ES 
Eq .  1 .17  
At x=h, where the semiconductor charges are not disturb any more under Schottky model, 
E(h) = 0. Therefore: 
qNsh 
I Etnax ' — I E (0) I — 
Es 
Eq .  1 .18  
Let's continue to calculate the potential of the barrier height': 
Logically, the image forces E (x )  =  j f pdx  =  —^  can be added to the total electric 
16 kEqE 
/ 
field; however, doing so complicates the problem by creating a third order equation in terms of 
x. Moreover, as it has been shown before, the image forces have a minimal effect on the over 
all barrier height. Therefore as a first aproximation, it will be ignored. 
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5<E> _ qNex 
5x Es 
Eq .  1 . 19  
/ - 5<£>=  Eq .  1 .20  
ES 
qNfi 
=  x2  +  C  Eq .  1 . 21  
2£S ^ 
- t<nS  
qNs 
- [Oh - ^0 ] = •;:;— Eq. 1.23 
28s 
The left side of the last equation describes the potential difference between point x = h and 
point x= 0. This potential difference is the sum of ail the contributions from the different 
source. Therefore, this includes the external potential applied to this junction^ Vf, the majority-
KT 
carrier contribution,^ which is equal to , and the barrier height at natural state 
KT qNs 
-[-<I>b + Vf+^]=^h2r E q .  1 . 2 4  
Therefore, the depth of this region could be calculated as: 
KT 
—1 I Eg .  I . 2S  
This argument is equally valid for both the n-type and die p-type semiconductor 
contacts with metals. 
- The external potential is considered to be positive in forward direction and negative in 
backward directions. 
3 This comes about as a result of taking the majority carriers along with the impurity 
contributionst^l, that is p = -q[NA - p(x)]. 
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1.3. Complementary MES (CMES) Circuits 
One careful look at the equation given for the h in previous section suggest that PMES 
and NMES can be used in a setup similar to PMOS and NMOS in a CMOS circuit to form a 
Complementary MES (CMES) technology. However, the characteristics of MESFETs are 
different from those of MOSFETs'. This warrants a closer examination of CMES technology. 
One method of connecting MES devices to form Complementary MES has been 
patented by E. T. Lewis.t^^'^^l The circuit for simple invertor using CMES technology is 
presented in Fig. 1.9. 
Certainly, one of the biggest problems associated with this design is the forward 
voltage applied to the gate which should be less than the metal-semiconductor barrier height. 
Since, the input voltage of one stage in a digital IC is the output stage of previous stage, and 
the fact that the output voltage swings between the supply voltage and the ground; therefore, 
the supply voltage should be less than barrier height in order to prevent short circuiting the 
forward bias of the gate source junction. Most practical metal-semiconductor junctions have a 
barrier height of around 0.5 Volts. This means the supply voltage should be around 0.5 Volts, 
loo. However, low supply voltage levels leads to low signal to noise ratio, due to noise 
generated by other sources. Therefore, this circuit should be well shielded to reduce the noise 
level as much as possible. 
A few simple modifications to this circuit can make it possible for this technology to 
have a higher supply voltage. These modifications can generate several circuits, such as those 
shown in Figure 1.10. It can be seen from the circuits shown in this figure that in circuit A 
two diodes (which can be Schottky diodes) are utilized in series with the input of transistors to 
increase the maximum input voltage. In Circuit B, two other MESFETs are utilized as 
Schottky diodes to increase the input voltage. Finally, in circuit C four resistors are utilized as 
two voltage dividers to reduce the input voltage. 
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Vin 
J 
Vout 
Figure. 1.9. CMES Invertor circuit, using two enhancement mode MESFET.H 1-12] 
Each of these techniques, designed to increase the input voltage tolerance of the MES 
circuits, has some advantages and some disadvantage. Here, let's compare their merits: 
The circuits shown in Figure 1.10 A and B are simple circuits. These configurations 
can increase the input voltage tolerance of the circuit by built-in diode voltage. These diodes 
can be either PN junction diodes or Schottky diodes. The main problems associated with this 
type of circuit is the fact that the diodes take valuable space on the wafer. Moreover, in this 
technique the input voltage tolerance can be raised in steps only by a fixed amount, which is 
equal to the built in vohage of the diode. Of course, more series diodes can be utilized to 
further increase die input voltage tolerance; however, in that case most of the space on the 
wafer will be used by these diodes. 
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A) J 
Vm9-A [3—• 
1 
B) 
Vout Vin 
J 
p—• 
1 
Vout 
Vin Vout 
Figure. 1.10. Various circuits to increase the input voltage tolerance of a CMES circuits. (A) 
Using diodes the input voltage tolerance can be raised by the built in voltage of 
the diodes. (B) The Schottky diode of the gate source (drain) could be used 
similarly. (C) The resistor's voltage divider configuradon can be utilized to 
increase the input voltage tolerance of the circuit. 
The technique shown in Fig. 1.10. (C) can raise the input voltage tolerance of the 
circuit by any amount. The maximum Vqs for the upper transistor can be calculated as: 
R4 I Eg- '  -26 
Similarly, the maximum Vqs for the lower transistor can be calculated as: 
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= Vcc 
Note that in these calculations an assumption is made that the input of the previous logic 
layer is also a similar MESFET configuration; therefore the input voltage could vary between 
0 to Vcc-
The disadvantages of this tectmique can be- itemized as follows: 
1. The resistors on this circuit take up large space. 
2. The resistors consume energy and dissipate it, increasing the total energy 
dissipation of the chip. 
3. The large resistors can act as several antennas and increase the noise level in 
the circuit. 
Moreover, one should be reminded that the lower the supply voltage in an IC. the lower 
the energy dissipation of that IC. For example, a chip with a 5V power supply dissipate 100 
times more power than a chip with 0.5V power supply, working under the same conditions. 
This is explained by the fact that die power is a quadratic function of voltage. ( p = ) 
An other consideration in a low voltage environment is noise. Of course, the designers 
of this type of circuit should take all usual precautions to minimize the effects of noise on the 
signal. For example, the IC package could be made of highly conductive metallic material. 
Note that layer to layer noise ( i.e. "cross-talk", which will be considered thoroughly in the 
next chapter) is proportional to the line voltages; therefore, the lower the line voltage the lower 
the cross talk. Also note that in digital circuits noise tolerance is higher than analog circuits. 
1.3.1. MESFET's Work Equations 
It has been established that the MESFETs are better suited for 3DI technology. 
Therefore, a good mathematical understanding of the physics of this device is essential for any 
serious design work with this device. To analyze any semiconductor device at low 
Eq. 1.27 
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frequencies, one should start with Poisson's equation. However, this step has already been 
carried out in section 1.2.2.3. The result of this analysis has shown that the depth of metal-
semiconductor depletion region can be calculated as: 
I Eg-
Here, Vf is the extemal bias of the metal-semiconductor junction (Vf is positive for 
forward direction and negative for backward direction), 4>b is the barrier height of metal-
semiconductor junction, and Nb is the concentration of impurities in the semiconductor 
(assumed to be constant).  Now, let 's consider the MESFET, shown in Fig L.l 1. 
Metal 
Deplenon 
reigion 
Semiconductor 
Isolator 
Figure. 1.11. Gate region of a MESFET transistor. 
As can be seen from Figure 1.11, a gate metal with length L and width W has been 
placed on top of a piece semiconductor of thickness T. The height of the depletion region 
under the gate metal (h) varies along the length of the MESFET. This is due to the fact that the 
potential of the channel slowly changes from the source voltage (at the source side) to drain 
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voltage, (at the drain side). Therefore, Vf in the previous equations is the vector addition of the 
forward gate voltage and V(x), which is the channel potential wi± respect to the source. As is 
shown in Figure 1.12. Therefore h(x) can be calculated as: 
h(x) = \l M qNe 
Kt qN3[<I>b-VG + V(,)- |Eq. 1.29 
where Vq is the forward Gate voltage. This means hmin could be found at the source side, 
where V(x) = 0, and ±e hmax could be found at the drain end, where V(x) = Vd- That is: 
=vl 
=a/ 
Kt. [ <I>b - Vg - —] @ X = 0 ( Source side) Eq. 1.30 
Kt hmax  '\/-^N^t - Vq + Vd - —] @ X = L ( Drain side) Eg. 1.3 1 
Drain 
Semiconductor 
Figure. 1.12. Voltages in a MESFET. V(x) changes with x from the Source to the Drain. 
In a practical device the channel thickness, here denoted by upper case T, is limited. 
Note also that the temperatore is denoted by lower case t. Therefore, the maximum value of 
hmax should be equal or less than T. The point where Vq is large enough to make the hmax 
equal to T is called the "pinch-off point" and this condition is called the "pinch-off condition". 
The sum of all the relevant voltage contributions for creating this condition is called Vp. 
Therefore, at the pinch-ofif point one can write: 
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T — hmax — 4 2£sVp qNfi Eq. 1.32 
or 
Vp = 3^|Eq. 1.33 
2£s 
The current that passes through the device is another important parameter in any 
electronic device. One way to calculate this parameter in this device is through current density 
(Jx). It is well known that the current density (Jx) is a fimction of electric field (Ex) in a linear 
semiconductor device. This relation is given as: 
Jx = ^(x) Ex Eq. 1.34 
Moreover, in a semiconductor CT(x) is given as: 
a(x) = — =qNBH(x,E) I Eq. 1.35" 
P(x) 
Where |i is the mobility of the majority carriers. Although, carrier's mobility in general is a 
function of electric field, crystallographic uniformity, and doping concentration; it is assumed 
that all these factors are constant throughout the channel. In another words it is assumed that 
die dependence of the mobility to these factors are negligible with in the channel. Therefore, 
one can write: 
Jx = qNB^iEx Eq. 1.36 
Here, Nb is the concentration of dopant and p. is the mobility of the majority carriers. In 
another words, in a p-type semiconductor Nb = Na and p. = for n-type semiconductor 
5V Nb=Nd and |i = ^le- Let's substitute - for its equivalent Ex- Therefore, we have: 
av  Jx = qNB|J.(--g^ ) Eq. 1.37 
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The current (Ix) can be calculated by multiplying the current density J by the area, so: 
Ix = JxA = JxW(T-h) Eq. 1.38 
av  Ix = lD = qNB|iW(T-h)(-^ ) Eq. 1.39 
or 
Id = - qNB|iW(T - h) 3V Eq. 1.40 
However, h is already shown to be a function of V. Therefore, let's substitute in the above 
equation: 
lD3x = -qNB^W(T--Y|^7^r^v7+v|^0^^ ) 3V | Eq. 1.41 
Now, let's integrate this fimction from source to drain, ie. x = 0 to x =L. V(x) is defined with 
reference to the source making V(x) equal to zero at the source (V(x) = 0 ) and V(x) is 
x=0 
equal to Vd at the drain side (V(x) | =Vd ). As a result it, can be written: 
Vd 
^ r r> ^— 
/ Id 3x  = -  J QNB^W(T  - Vc + V( x ) -  ) 3V \ Eq. 1.42 
0 0 
Vd 
Id L = - qNeH-W (T 
0 
Kt VG + V(x)- -^1 )av 1.43 
Id L = - qNeM-W TV( • ) [ < I > b - V G  +  V ( x ) - ^ ] 2  
Vd 
0 
Eq. 1.44 
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^ qNeHW ID — 
f 
TV(x) V qNe ^3^ 
1 "IVd 
• ) [ < I > b - V G  +  V ( , ) - ^ ] -
^  J o  
Eq. 1.45 
•4 
3 
Kt ,2 
3 
K t  , 2  5^(|) ([ <I.B - VG F VD - *-^1' -1 <L- b  -  VO - '^I 
Eq. 1.46 
From definition of Vp early on in this section, it can be written: 
Vp ^ qNe 
2£s 
f 2 £s 
=> A = I Eq. 1.47 
Wb 
Let's substitute this for the equation for Iq; 
Id = qNfiM-W . T 0 
1 3 ^ 
[Ob -Vg  +Vd  - ^ 1 -  - [<I>b -Vq  -
I Eq. 1.48 
Id = qNgiOTVp 3VD ^ 3L [-Yr' -
' .. Kt 3 ^ w Kt 3 A 
-VQ +VD - T -VQ - —Y 
t Vp Vp 
I Eq. 1.49 
Let's define the coefficient of this equation as Ip: 
Ip = qNeM-WT 3L Vp Eq. 1.50 
If Vp is substituted in the above equation, an equation based on physical dimensions of 
the device will result: 
Ip = qNe^WT ^ qNBT2 ^ q^N^^WT^ 
3L 2es 
) = 
6esL 
Eq. 1.51 
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Therefore, Id can be expressed as: 
, , ,'3Vo , K-Vo-Vo-H 4.,-Vo-^P 
Id =-Ip [-Tp--2 |^[ ]  -[  7:^-^ Eq. 1.52 
This equation is valid for both types of MESFETs (n-channei and p-channel). However, the 
direction of the current and VQ is as given in Figure 1.13 (a). However, it is more logical from 
circuit designer point of view that this equation state the current value in direction shown in 
Figure 1.13 (b). The current convention on Figure 1.13(b) is the reverse of that in Figure 
1.13(a), creating an equation corresponding to Figure 1.13(b): 
Kt ^ ^ Kt 3 M 
] - - [  ID = Ip 
f ^ i 3 w ^.
3Vd , I - T, 2  -  T.2 
-TF' " ^ ^ Eq. 1.53 
Nevertheless, the current can not increase indefinitely; the saturation current occurs when 
^Ob-Vo+VD-^j exceed pinch-off voltage (Vp). In another words, the saturation 
current occurs when the channel is pinched-off^ Therefore, it can be written: 
Kt Vp = Ob" Vg +VdEg. 1.54 
or 
Kt Vd = Vp^-Vg + — -4>b Eg. 1.55 
Let's substitute this value, in the above eguation for Id to find losat-
I = I 
"•DSai ^-p 
3(Vp-HVc-^^-OJ ,  
3 \ 
yf+<l>,-Vo + Va+f-<P,-'^' 
V„ 
Eq. 1.56 
iDsat = Ip 
w Kt A Vp Vc+q--"'! '  
7p 
Vp T 'fb-Vc - ' 
Eq. 1.57 
This is a good approximation for most cases. Exact solution requires application of 
numerical techniques. 
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ID = - l p  ' r  l-TF' -
( ^  W  K t  3  ^  K t  3  <I> b  -Vg +Vd -  - ^  y ^b -Vg -  — -
_  T  I  r  H  .  r  H  1 -
- (L 7p J •• 7p ^ 
t  ^  
- ]  
Fig. 1.13. 
ID =  I p  3Vd 
r 
2 I [• 
Kt 3 K T 3  ^  
-Vg +VD - — -  _^b -VG - —-
'P ^P ^ Vp 
Correct current directions and voltage polarizations should be used for die given 
"r  
equation. Figure (a) is more convenient for analytical purposes. Figure (b) is 
more convenient for circuit designers. 
losat = Ip I  -  3  (  
^b - VG 
V p  
Kt ( ^ K t ^  
2 
E q .  1 . 5 8  
At this juncture all the elements are present to calculate various transconductances, such 
^ gm = ' gd = for ±e case of saturated and unsaturated drain currents. First, let us 
consider these transconductances for an unsaturated case; 
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9 Ip 
^ Kt 3 ^ Kt 3 
3VD  ^ I *'' . I - T,2 
~7F Vp ^ Vp ^ Eq. 1.59 
Ip I , 
Sm-Vp I 3 
gm=3^| 
Ub -Vg +VD • q 
Vp 
U b -•VG +VD - q 
- 3 
-Vg -
—TT" 
Kt 
Eq. 1.60 
Vp-
(<Pb -Vo - Y 
Tf Eq. 1.61 
and similarly: 
/ 
2H = gd 9VD •n-7p-2([ 7p 2.1 -[ Eq. 1.62 
§<1 = 3:^  1 - V <I>b-VG +VD-Y 7p Eq. 1.63 
If gmax is defined to be: 
gmax — 3 Yp Eg. 1.64 
Therefore, gm and gd can be expressed as: 
gm— gmax 
O b - V c + V o - ^  
-Vp 
f^>b -VG - ^ 
-w Eq. 1.65 
gd — gmax 1 -
O b - V G  + V D -  Y  
Vp J n^T 66 
Similar calculations can be made for a saturated case: 
34 
I Eg. 1.67 
gmsat — I p  1  -  3  (  
- Vg - —- <5b 
Tp- •) + 2 
Kt\3 
<I>b-VG-
Eg. 1.68 
I 
gmsat 
• -V gmsat — gmax 
Ub -VG- q 
Vp 
Ub -VG- q 
Eq. 1.69 
Eq. 1 . 7 0  
As one would expect that gdsat is calculated to be; 
^^Dsat 
gdsat — 3VD Eq. 1 . 7 1  
gdsat — 3Vd Ip 
'^^b -  Vg -
I - 3( ^ ) + 2 
K t ^  O b  - V g - ~  
Vp 
Eq. 1.72 
gdsat = 0 Eq. 1 . 7 3  
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2. IMPORTANT DETAILS IN 3DI TECHNOLOGY 
A detailed consideration of several other points are necessary before an attempt to 
develop a practical 3DI technology can be made. The o±er significant adversities faced with 
when pursuing a 3DI technology, as well as their prospective solutions, are the subjects of 
smdy in this chapter. 
2.1. Cross-Talk in 3DI Technology 
One of the most troubling predicaments of a 3DI technology is cross-talk.t^^l The 
problem of cross-talk is direct result of close proximity of the layers in 3DI technology. The 
wires in closely packed layers act as capacitors and pass AC signals from one layer to the other 
layer. Moreover, the electromagnetic disturbance of the space that surrounds a layer from 
current fluctuations in that layer, induces current in the adjacent layers. Of course, as one 
might expect, this problem worsens in higher frequencies. This relationship is rooted in the 
fact that the higher the frequency, the lower the impedance of the capacitance between the 
layers and the better the electromagnetic coupling between the layers. 
The currents and potentials, induced as result of cross-talk, may create false logical 
states. For example, if the cross-talk occurs on the clock lines, then the devices connected to 
diat clock line might trigger at a wrong time, causing a logic error in the circuit. Fig. 2.1 
presents a cross-talk coupling between two adjacent Iayers.n31 
To better understand this phenomenon, consider two tightly spaced parallel signal lines 
in two adjacent layers. These lines could be made of metal conductors, polysilicon lines, or 
any other conductive material in the signal path. The voltage change in one of these lines 
disturbs the tranquillity of electric and magnetic fields in the space around it. This disturbance 
to the tranquillity of electric and magnetic field induces a voltage and a current on the other line. 
This interdependence between these two lines can be modeled as shown in Fig. 2.2. 
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Fig. 2.1. Dependence of the wave form of the ring oscillator in second layer on the external 
signal given from underlying active layer.H^l 
It can be observed in Fig. 2.2 that cross talk creates two sources of currents on the 
second line. The first one is the current through capacitor Cm , denoted by ic , and second one 
is due to presence of mumal inductance, it- The capacitor in this model is the mutual 
capacitance that forms in-between two layers. The mutual inductor is formed from that the 
length of the line that is exposed to magnetic flux of the other line. 
Zs Distance x 
Fig. 2.2. A model for analyzing the cross-talk-H^l 
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A more scientific way to analyze the cross-talk phenomenon is through coupled 
transmission lines. An ideal coupled transmission line is presented in Fig. 2.3. An excellent 
analysis of such transmission line is presented by Post et al.HS] However, here the objective 
is to eliminate this problem, not to analyze it. A technique to eliminate this problem is 
discussed in the following section. 
2A.I. Inter-Layer Shield 
As mentioned in the previous section, one of the problems associated with 3DI 
technology is the problem of cross-talk. It was also noted that the adjacent layers can be 
viewed as a coupled transmission lines. To better grasp this concept let us investigate Fig. 2.4. 
It can be seen from the equivalent circuit of Fig. 2.4.B that there is mutual inductance, 
modeled as a transformer, and mumal capacitance between the two layers. Of course, the 
conductance G is usually small enough that it can be ignored in any relevant calculation for 
most practical purposes. The mumal inductance is due to the magnetic flux density leakage, 
which is created by one line. The change in the magnetic flux can induce an electromagnetic 
force on the other line. Whereas, the mutual capacitance between these two line results from 
electric flux density there. The electrical and magnetic coupling between the two layers are 
demonstrated in Fig. 2.5. 
2 
Fig. 2.3. A Classical coupled transmission line. 
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Fig. 2.4. The equivalent circuits of (a) a signal layer and (b) two closely packed layers. 
Even though, the exact analysis of these fields is a laborious job and for almost all 
practical purposes computer simulation is needed; the exact value of these fields are of little use 
to this study. It is sufficient to note that the mutual capacitance between the layers increases 
with the area of these elements and decreases with the distance in-between them. A rough 
estimate of this mutual capacitance can be calculated using capacitance formula; 
C = Kj I Eg. 2.1 
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Similarly, the mumal inductance between the lines is related to the length of these lines 
and inversely related their distance from each other. Therefore, one way to decrease the cross­
talk problem is to decrease the length of these lines, or to increase the distance between them. 
However, in most cases it is not practical either to decrease the length of these transmission 
lines, or to increase the distance between them. 
A) 
1 
7 
Fig. 2.5. The magnetic (a) and the electric (b) flux of two closely stacked layers. 
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The solution suggested in this paper is to shield these two layers by placing a ground 
layer in-between them. As shown in Fig. 2.6. The ground layer placed in-between the two 
layers can be called a shield. It will be shown in the next section that this shield layer, if 
designed properly, can almost eliminate the electromagnetic interaction between the layers. 
Therefore, this will reduce ±e problem of cross-talk to an acceptable level. In the next section, 
it will be shown analytically how well a shield layer eliminates the problem of cross-talk. 
Layer # 2 
Layer #I 
Fig. 2.6. Inter-Layer Shields are grounded in order to eliminate the problem of cross-talk. 
It is known that the best electromagnetic shields are the best conductors, such as 
metals. However, due to the fact that it is extremely hard to grow semiconductor materials on 
top of metals, one might use other conducting materials, such as polysilicon or other forms of 
degenerate semiconductors. Moreover, it is also possible to use the ion implantation technique 
to place a metal layer undemeath a semiconductor layer. This technique enables one to grow 
insulator first. Then using the ion implant technique, one can implant a metallic surface in 
middle of the insulator layer. 
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2.1 • 1 • 1. A Theoretical Analysis of the Inter-Layer Shield 
In the previous section it was suggested that the use of a correctly designed conductive 
shields can eliminate the problem of cross-talk. In this section, it will be demonstrated 
analytically that this is indeed the case. That is, it will be established that the electromagnetic 
radiation generated as result of the current disturbance in one line will not, for most part, pass 
through this shield. 
To start our analysis, let's consider a TEM electromagnetic wave propagating through 
a lossy dielectric material.nsi Therefore: 
V X E = -jQ)^iH Eq. 2.2 
V X H =jQ)eE + aE Eq. 2.3 
V XH=jco e + — 
I J® 
E Eq. 2.4 
V X H = jcoEo ^ JCT Er - Q36oj E Eq. 2.5 
V X H  =  j c o e o e  E  E q .  2 . 6  
Now substituting the first equation in the this equation, it can be written: 
V X E V X( )=jQ)eoeE Eq. 2.7 
-JCO|I 
V  X ( V  X E  )  =  0 ) 2 e o e " n E  E q .  2 . 8  
V(V.E) -V 2e =Q)2eoe>E Eq. 2.9 
V(-i^) - V 2 E = co2eo £ |i E Eq. 2.10 
EoEr 
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Assuming that the charge density is constant through out the shield region, that is P(.x.y,z) = 
Constant, it can be written: 
-V 2e =Q)2£o£'^lE Eq. 2.II 
This is the famous wave equation and the solution is known to be: 
YZ tz 
E  =  a e  + b e  E q .  2 . 1 2  
where: 
Y=jco 'VM- Eo e I Eq. 2.13 
= ^jCQii (cr + j(0£ ) = a + jP Eq. 2.14 1 ttE V / 
This equation correctly determines y for all the practical cases with real |i. However, in 
this study the interest is to investigate the penetration of the electromagnetic waves into the 
shield. Moreover, this shield is usually made of highly conductive materials. This means the 
term (~ ) in the above equation is much larger than one. So, it can be written: 
• ^ J, ^ - /o)(ia ^ /cDji 
= v " r ' ' W ~  
Therefore, a and ^ can be written as; 
a = P = 
+ j -  I O lg Eg. 2.15 
Eq. 2.16 
As can be seen from the wave equation, a is responsible for the decay in the wave 
amplimde. Moreover, it can also be seen from the above formula that a is related to the square 
root of frequency. That is, the electromagnetic waves with higher frequencies decay faster than 
the electromagnetic waves with lower frequencies. To better demonstrate this, let's define the 
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depth of penetration (5) to be the distance of a point where the amplitude of the wave has fallen 
to ) of its amplitude at the surface of the shield. Therefore, it can be written: 
5= A/-^ Eq. 2.17 
Now, let's consider a few examples of practical shield materials wi± infinite 
thickness. Let's further presume that the p. is equal to |io( 4k X 10-^ — ). Therefore, the 
penetration depth can be calculated for different frequencies using the above formula. The 
results of these calculations, for several frequencies, has been tabulated in Table. 2.1. 
Moreover, in Fig 2.7 the penetration depth vs. frequency for different values of resistivities are 
plotted. 
Table 2.1. Penetration depth at different frequencies for different resistivity materials. First 
five columns n-type silicon with doping densities of 4.5el3 cm ' (p = 100 Q— 
cm), 4.5el4 cm"' (p= 10 Q-cm), 4.5el5 cm"' (p = 1 Q-cm), 6.5el6 cm'"^ (p = 
0.1 Q-cm). 4.5 el8 cm'^ (p = 0.01 Q-cm) and the last column copper. 
p= 100 
(Q-cm) 
p = 10 
(Q-cm) 
p = l 
(Q-cm) 
p = 0.1 
(Q-cm) 
p =0.01 
(Q-cm) 
1.68x10"^ 
(Q—cm) 
10 KHz 5.03 (m) 1.59 (m) 0.503 (m) 0.159 (m) 5.03 (cm) 661 (fim) 
100 KHz 1.59 (m) 0.503 (m) 0.159 (m) 5.03 (cm) 1.59 (cm) 208. (p.m) 
I MHz 0.503 (m) 0.159 (m) 5.03 (cm) 1.59 (cm) 5032 (}im) 66.1 (p.m) 
10 MHz 0.159 (m) 5.03 (cm) 1.59 (cm) 5032 (|im) 1591 (pm) 20.8 (|im) 
100 MHz 5.03 (cm) 1.59 (cm) 5032 ()j.m) 1591 (|im) 503 (pjn) 6.61 (|im) 
1 GHz 1.59 (cm) 5032 ([im) 1591 (^im) 503 (pm) 159 (pjn) 2.08 (|im) 
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r = 10 Ohm-cm 
•—r = 1 Ohm-cm 
r = O.I Ohm-cm 
—r = 0.01 Ohm-cm 
1.00E-K)5 
1.00E-K)2 
l.OOE-rOO 
l.OOE+02 l.00E-K)3 I.OOE-^04 1.00E+05 l.OOE+06 1.00E-K)7 l.OOE+08 I.OOE-K)9 I.OOE+IO 
Hz 
Fig. 2.7. Depth of penetration vs. frequencies for different resistivity materials. 
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Furthermore, Eq. 2.2 of this chapter states that; 
V X E  =  - j Q ) ^ H  Eq. 2.18 
Using Eq. 2. 12, assuming the E is in x direction and moving in z direction, it can be written; 
V  X ( a  e + y z  +  b  e-yZ) X = -j cofiH 
A X A y A 2 
a a a  
W 
(a e+yZ + b e-yZ) 0 0 
Eq. 2.19 
= -jQ)^iH Eq. 2.20 
( a  Y  - b y  y  =  -  j  c o ^ i H  E q .  2 . 2 1  
(-aye+T(^ + b ye-^Z) y = + j  cojiH Eq. 2.22 
b y H = ( -a y e+vZ ^•^)y Eq. 2.23 
J CO^l J co^i 
This means, there are two waves; one traveling in positive Z direction and the other 
one moving in the negative Z direction. Therefore, the intrinsic impedance can be calculated as: 
a e+yZ 5 e-yZ E ti = h = 
- ^ e - y z  
j con 
icon 
ri=— =ja)|iy 
by 
j 
Eq. 2.24 
.-yZ 
-I Eq. 2.25 
Substituting for y from Eq. 2.14 results; 
jcon 
}ar\J[ L e { l  -^) 
JQ}^1 
e a - ^ )  (oe 
Eq.2.26 
For fairly good conductors— »1. Therefore: 
coe 
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Tlgood conductors ~ 
Tlgood conductors — ej(+45) = Eq. 2.28 
Similarly, for non-conductive materials, such as Si02, t\ could be calculated from Eq. 2.26, 
and the fact that a=0; therefore: 
As can be seen in Fig. 2.8, an electromagnetic wave generated at one side of the shield 
has to overcome three main roadblocks in order to make it to the other side. The first barrier is 
the interface between the insulator and die shield in one side of the shield. This interface 
causes part of the wave to be reflected. Next, the wave goes through attenuation inside the 
shield and another part of it will be reflected from the interface on the other side of the shield. 
In a similar fashion, the wave under goes several reflections, while being attenuated ui side the 
shield. Fig. 2.8 demonstrates this phenomenon. 
Fig. 2.8. The incident wave on die shield undergoes several reflections and attenuates 
^non-conductive ~ 
Insulator 
Shield 
5 Insulator 
t f f t 
inside the shield. 
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To account for this multiple reflections let us reinstate wave equations (Eq. 2.11) for E 
and H fields in the shield region, as shown in Fig. 2.9: 
+ E:e 
Eq. 2.30 
It is obvious from Fig 2.9 that: 
E. -E 
it=ir='^' Eq. 2.31 
E* - E -
H ' ~  H -
Eq. 2.32 
(SiO,) 
Tl. 
Incident 
Retleaed 
z=o 
(Si) 
Til 
Forward 
H* 
Backward 
E 
H" 
(SiOO 
^3 
Transmitted 
Et 
Ht 
Z 
Z=1 
Fig. 2.9. The Electromagnetic waves and corresponding fields in a slab-configuration 
utilized as shield in between the layers of semiconductor. 
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Eq. 2.33 
Let us also define reflection and transmission coefEcient as follows: 
r = —^ 
E. 
Eq. 2.34 
t = Eq. 2.35 
The tangential components of electric and magnetic fields must be continuous (there is no 
current on the surface of the boundary); therefore, at Z=0 Eq. 2.30 can be written as: 
e ^ + E , = E : + E :  
I2 Hz 
Eq. 2.36 
Utilizing Eqs. 2.31 to 2.34 the above can be expressed in terms of reflection coefficient and the 
intrinsic impedance of the materials involved: 
(l  + DE^ =E: + E' 
^ ( l - D E ,  = E : - E :  I Eq. 2.37 
These equations can be solved for the variable on the right side: 
E 
E 
E" 1 
( i + D + ^ d - n  
(i + r)--^?^(i-r) Eq. 2.38 
On the other side of the shield the tangential components of the electric and magnetic field must 
be continuous; therefore, at Z = L it can be written: 
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E =E*e~*' + E'e"^ 
ff, = —[EX*-E;e*'^l Eq. 2.39 
ll 
Substituting Eq. 3,38 into Eq. 3.39 and rearranging the terms yields: 
Hi E =E 
E. 
^2 
(1 + r)Cosh(yL) - -i^(I - nSinhCyL) 
^(1 - r)Cosh(xL) - (1 + r)Smh(7L) 
A 
Eq. 2.40 
Let's calculate the admittance at other side of shield, Z=L: 
E, (l  + nCosh(7L)-^ (l-r)Sinh(yL) 
Hi 
E. 
1 
^(l-r)Cosh(xL)- (l + r)Sinh(yL) 
I2 
Eq. 2.41 
Solving the above equation for F: 
r = 7^, 
Ik-Ik TanhiyL) 
U. J 
f \ Eq. 2.42 
Tanh{yL) 
This is an important equation that we will use to plot the reflectivity of various shields. 
Similarly T can be calculated from the top part of Eq. 2.40: 
T = (1 + DCoshCyL) -  ^ (I  -  DSinhC/L) Eq. 2.43 
Of course, the reflected power (reflectance) can be calculated as: 
Reflected = R = 
FE. 
n, 
Eq. 2.44 
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Similarly, the transmitted power (transmitance) can be written as: 
rEJ-
Ptransmined ~ ^ Eq. 2.45 
Total power absorbed by the shield can be calculated by: 
A  =  1 - ( R + T )  E q .  2 . 4 6  
Equation 2.44 is utilized to plot die reflectance Vs. frequency of shields with various 
values of resistivities and conductivities in Fig. 2.10 and 2.11. Similarly, equation 2.45 is 
utilized to plot the transmitance Vs. frequency of shields with various values of resistivities and 
conductivities in Fig. 2.12 and 2.13. Finally equation 2.46 is employed to plot the absorbed 
power ratio in the shield Vs. frequency of shields with various values of resistivities and 
conductivities in Fig. 2.14 and 2.15. 
A quick look at the plots outlined here reveals that they are fairly constant for the scope 
of our analysis. To understand this let us analyze this phenomenon. When a »jae Eq. 2.14 
and Eq. 2.26 can be written as: 
Also, when Tj, « r|, = t], and I yi I is almost 0 then Tanh(7l) is almost equal to 7I; 
therefore, Eq. 2.42 can be expressed for this particular case as: 
7 = Eq. 2.47 
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As can be observed form the equation above there is no dependence on frequency. Let 
us take a closer look at one of the required conditions for the validity of the Eq. 2.49, that is Tj, 
«T],. Since material one is non-conductive (SiO,), it can be written: 
m« 
£ £ 
Eq. 2.50 
Therefore: 
<T Q) « 
£ ,£ 
r I'*o 
Eq. 2.51 
On the other hand we know that la|»Ijcoel therefore; 
(T 
CO « Eq. 2.52 
e -,£ 
r 2 o 
These equations suggest that for higher values of the frequency Eq. 2.49 will not be 
valid. Therefore, the general form ( ie. Eq. 2.42 which is frequency dependent) will predict 
the characteristics of the reflected power. To examine this we plotted the transmitted power for 
such cases in Figs. 2.16 and 2.17. To achieve such condition we selected thickness to be 2 
mm in Fig. 2.16 and conductivity to be 2e44 Ohm-M in Fig. 2.17. 
One could observe from these plots that after the frequency gets close to values 
predicted by Eq. 2.51 and Eq. 2.52 the curves, which were showing frequency independent 
characteristics, suddenly exhibits frequency dependent characteristics. This is consistent with 
our expectations. Another observation that can be made is the fact that the frequency dependent 
characteristics for fairly conductive materials only occur at very large thickness, in compare to 
niicro-electronics dimensions, or extremely high frequencies. Finally, as it is predicted from 
Eq. 2.49 these figures indicate the thicker or more conductive the shield is at the frequency of 
interest, the more reflective it is. This observation is in line with common sense. 
52 
-s=6J289e+07 1/(0HM-M) (Silver) 
-s=5.952e+07 l/(OHM-M) (Copper) 
-s=2.000e+04 l/(OHM-M) (Si Nd=lel9) 
-s=5.000e+03 l/(OHM-lVl) (Si Nd=lel8) 
• , I 
I I 11 I : ; :l 
M  I i l l  
I  l ! i  
•  ! i i !  
.  .  .  i l  
I I ; 
; ; i i  
: ! I 
?(XXXXXXXXXXXXXXXXKXKKXKXXXXXXXXXXKXXXXXXH 
i ' I i 
1 ' ! I 
l.OE+02 l.OE+03 l.OE+04 l.OE+05 l.OE+06 l.OE+07 l.OE+08 l.OE+09 
Hz 
Fig. 2.10 The reflected power ratio vs. frequency for shield with 1 |im 
thickness and various conductivities, which is placed in the middle SiO,. In this 
graph conductivity is designated as s. 
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t=I.000e-O6M 
t=1.000e-05 M 
t=l.000e-04 M 
K—t=1.000e-03 M 
I.OE+02 l.OE+03 I.OE+04 l.OE+05 l.OE+06 l.OE+07 l.OE+08 l.OE+09 
Hz 
Fig. 2.11 The reflected power ratio vs. frequency for shield with 2E+4 Ohm-M 
conductivity and various thicknesses, which is placed in the middle SiO,. 
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Fig. 2.12 The transmitted power ratio vs. frequency for shield with 1 fim thickness and 
various conductivities, which is placed in the middle SiO,. . In this graph 
conductivity is designated as s. 
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2.13 The transmitted power ratio vs. frequency for shield with 2E+4 Ohm-M 
conductivity and various thicknesses, which is placed in the middle SiO^. 
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Fig. 2.14 The absorbed power ratio vs. frequency for shield with l|im thickness and 
various conductivities, which is placed in the middle SiO^. In this graph 
conductivity is designated as s. 
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Fig. 2.15 The absorbed power ratio vs. frequency for shield with 2E+4 Ohm-M 
conductivity and various thicknesses, which is placed in the middle SiO,. 
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Fig. 2.16 The transmitted power ratio vs. frequency for a 2 mm thick shield with different 
values of conductivity. In this graph conductivity is designated as s. 
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Fig. 2.17 The absorbed power ratio vs. frequency for shield with 2E44 Ohm-M 
conductivity and various thicknesses, which is placed in the middle SiO-,. 
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2.2. Heat and Power Dissipation Considerations 
Power dissipation and over-heating has always been a consideration factor in 
semiconductor technology. This fact is obvious in TTL, PMOS, ECL, and other technologies. 
Even for CMOS technology, where circuits are charged in a logical states and little leakage 
current is following through the devices, the power dispassion can limit the speed of the 
circuits built on a chip. 
Obviously, the faster the switching speed is, the higher is the charge transfer will be. 
This results in more power dissipation. The power dissipation in CMOS technology can be 
calculated asr^fi] 
Pi = Ii Vdd (Static power dissipation) Eq. 2.53 
P = Cl F (Switching Power dissipation) Eq. 2.54 
Where F is the frequency, Cl is load capacitance, Ii leakage current and Vdd is the supply 
voltage. It is an obvious fact that overall power dissipation of an IC should be kept below the 
maximum power dissipation limit. This maximum power dissipation limit is a function of 
thermal resistivity of the IC.n71 
Theoretical study shows thermal resistivity changing very littie with an increase in the 
number of stacked layers. Fig. 2.18 shows the thermal resistivity as a function of the number 
of active layers. 
2.3. Device Isolation Consideration for 3DI Teciinology 
Another very important issue related to 3DI technology is the issue of device isolation. 
Currently, there are several methods for device isolation available are utilized in various 
semiconductor technologies. However, not all these methods are compatible with 3DI 
technology. Here, a review of a few compatible methods are presented. 
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2.3.1. Device isolation by means of oxidization 
One of the oldest me±ods utilized for device isolation is the oxidization method. In this 
simple yet very effective method an oxidized wall is created around the device or the devices, 
as shown in Fig. 2.19. The oxidized wall surrounding the device is connected to insulator 
under the active layer on one side and the isolator above the active layer on the other side. The 
major advantage of this method for 3DI technology is that the oxidized wall acts as a diffusion 
barrier. Of course, one of the disadvantages of this method is in the fact that the many 
oxidizing processes have high temperature requirements. Therefore, the correct oxidization 
process should be chosen. Moreover, the impurity redistribution between oxide and 
semiconductor, which takes place in their interface, should also be taken into account. Further 
more, the predicaments associated with GaAs oxide, in case of GaAs technology, prevents an 
effective use of this isolation technique. 
2.3.2. Device Isolation by Means ofSchottky Barrier 
A new method, which is proposed by this paper, utilizes a Schottky barrier to isolate 
the devices on each layer. Fig. 2.20 demonstrates this method. In this method, a ring or 
rectangular shaped metal is placed around the device on the semiconductor's surface. The 
work fimction of the metal and the electron affinity of the semiconductor is chosen such that the 
Schottky barrier, resulting from this contact, extends all the way to the insulator that is located 
under the semiconductor. This means ail the mobile charges, which are mainly responsible for 
current conduction are removed from this region. Therefore, this space is left with stationary 
charges. This phenomenon creates an energy barrier between the two regions, which should 
prevent from current movement between the two regions. One advantage of this technique is 
its low temperature requirement. Furthermore, this isolation method is more suitable for GaAs 
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technology. Of course, one of its potential disadvantages is its sensitivity to high temperatures. 
High temperatures may result in difftision of metal inside the semiconductor. 
Indeed, the popular method of back biasing of a PN junction is not appropriate for 3DI 
technology. This is due to the fact that the impurity redistribution between the P and N regions 
may damage the devices on the chip. 
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Fig. 2.18. Thermal resistivity vs. number of active layers constructed on a chip. It is 
assumed that the thickness of the active Silicon layers are 2|im and the passive 
Si02 layers are l|jjn. 
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Fig. 2. 19. Device isolation using Si02 walls around the device. 
Y//A Semiconductor 
I I Depletion region 
3.3 
Fig. 2. 20. Device isolation using Schottky barrier technique 
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3. FABRICATION PROCESS FOR 3DI TECHNOLOGY 
In previous cliapters, the relevant technologies essential for development of 3DI 
technology has been reviewed. In this chapter, first a review of early attempts for fabrication 
of 3DI technology is presented. Then, a new fabrication process will be proposed. This new 
fabrication process, which will be presented at the end of this paper, will utilize the 
technologies reviewed in previous chapters. 
3.1. Early Attempts in Developing 3DI Fabrication Technology 
One of the earliest attempts made to stack several layers of circuits on top of each other 
was at the packaging level.fl^l In this technique, first the wafers process independently and 
then these wafers are stacked mechanically at the packaging level. Fig. 3.1 and 3.2 
demonstrate this technique. Usually, in-between the layers a masking layer is used, which is 
very similar to a PC-Board. This is done for two reasons. First, to make the connection in 
between the layers easier. Second, to make these connections more uniform from one IC to 
another. This is very important in cases where the shape of the connection changes the 
characteristics of the circuit, such as RF circuits. Furthermore, as it is shown in Fig. 3.2, 
"Bonding Pads" are utilized in between the layers to facilitate the electrical connection in-
between the layers.ns] 
The biggest advantage of this technique is its simplicity. On the other hand, the major 
disadvantage of this technique is its limitation of the number of connections that can be made 
between the layers. The biggest limiting factor for these types of connections is the size of 
connection pads: "Bumbs". The larger these pads are, the higher the reliability of the 
connections. In order to achieve reasonable reliability with these pads, they can not be made 
smaller than a given size. This "smallest size" depends on the particular technology. 
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Circuit layer 
Masking Layer 
Circuit layer 
Fig. 3.1. Packaging level 3DI, utilizing interlayer musk. 
In 1984, a paper was presented by M. Yasumoto, H. Hayama, and T. Enomoto of 
NEC's Microelectronics laboratories that suggested a new technology for stacking the layers on 
top of each other.t'^ In this technique, two wafers are attached face to face, as shown in Fig. 
3.3 and 3.4. 
CWD 
Vertical' 
Interconnectlcn 
#1 Chip 
Bonding Pad 
Fig. 3.2. Bonding pad used to connect two layers.ns] 
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VI.SJ#2 vLSlitI 
Fig. 3.3. Flip-chip 3DI technology. These layers will be connected using pressure.H8] 
In this technique, first, each layer is fabricated independently using conventional 
fabrication technologies. Each layer ends up with Au Vertical Interconnections (Vis), which 
are formed in the last processing step of its fabrications procedure. These Vis had a cross 
section of 10 pm X lO^m and height of 2 to 3 fim, when this technology was originally 
introduced. [17] However, smaller dimensions can now be achieved using more recent 
technology. 
The next step in this technology is to planarize the surfaces of these layers. The 
preferred planarization technology in this process is a spin-coating of polyimide on top each 
layer, as described in sections 1.2.3.1.1 and 1.2.3.1.3. This procedure follows by ±e 
aligrmient and thermal compression steps. In these steps the layers are aligned and placed face 
to face, using an "off axis system".IAt the final stage of this technology, these layers are 
"thermally compressed". This final stage will connect and fuse the Vis of the two layers. The 
report indicates that about 52,000 Vis of 10 fim X 10|im size are perfectly connected in an 5 X 
5 nmi^ surface area.f 
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Fig. 3.4. A cross section of a Flip-Chip 3DI technology.!'71 
While, this method dramatically increases the number of the connections made between 
the two layers, the process of stacking the layers is still very mechanical. 
The first attempts to stack several devices on top of each other by means other than the 
mechanical was to stack passive elements. This was done using a technology similar to 
today's multilevel intercotmection of VLSI circuits. This method, which is very popular today, 
proved to be very useful for memory chips. Capacitors in DRAM and resistors in SRAM can 
now be stacked on top of an active layer. leaving more room for active elements on the original 
wafer. As a result, cliips with more memory are available today. 
Later on. Stacked Transistor CMOS (ST-CMOS) technology provided the first non-
mechanical means to stack the active layers as well. This technology is shown in Fig. 3.5. 
ST-CMOS technology is really a NMOS technology that is converted to CMOS 
technology.n9] a. n-channel MOS is fabricated using normal technologies. At the stage when 
the polysilicon gate of the device is being deposited, part of polysilicon of the gate is oxidized 
and some of this oxide is removed to achieve planarization. To create n"^ drain and source 
regions, a phosphorus predeposition is carried out after these areas are pattemed.n91 The 
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second gate oxide is grown at approximately I lOOoC. Note that this is a thinox and not the 
field oxide; therefore, a careful monitoring of this step is mandatory. At this point, a 
photolithography and masking step is necessary to etch a via hole for connection of the drains 
of the transistors (the top p-channel and bottom n-channel transistors). Now, it is the time to 
deposit the second polysilicon layer (poly IT). This polysilicon layer is deposited under the 
same condition as the first one (the one that was used for the gate). 
n++ 
Fig. 3.5. A ST-CMOS inverter.t^^l 
Up to now, there are very few differences between this process and the NMOS 
process. From here, a few slightly different steps should be taken to complete the 
manufacturing process. First, adjustment should be made in the threshold voltage of the upper 
transistor. This is done by utilizing phosphorus implantation. Second, the source, the gate, 
and the drain areas are patterned such that they can be recrystallized using a laser 
recrystallization method. Finally, the source and the drain regions are heavily doped. This is 
usually done by an ion implant of boron ions in those regions. From this point, the process is 
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very similar to the regular NMOS process. That is, oxide capping, opening of the contact 
holes, aluminum deposition, and metal patterning, packaging, etc are all performed. 
To visualize the extent of space that ST-CMOS technology saves in comparison to the 
regular CMOS process. Fig. 3.6 presents a simple inverter both in CMOS and ST-CMOS 
technology. 
Poly !l 
p Substrate 
T.r 
I 
1"^ 
1, ,cd 
IP++IP+ p+IP-H- !"+-<• n-f- 1 n+ n-H-
n-well 
P-Substrate 
T. 
T m 
Fig. 3.6. An inverter both in CMOS technology and in ST-CMOS technology. The space 
saving on the original substrate is better than 2 to 1. 
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The advantages of this technology over regular CMOS technology are:n9] 
1. Absence of a space consuming P or N well. 
2. Stacking of the layers on top of each other. 
3. Latch-up Immunity' 
Of course, this technology has a few disadvantages of its own. The biggest 
disadvantage of this technology is the large source-gate and drain-gate capacitances in the top 
transistor.n^l This is due to the fact that major part of the source and the drain of the top 
transistor is fabricated on top of the gate, as seen in Fig. 3.5. These capacitances become more 
significant at higher frequencies. This technology has been reviewed extensively by Malhi et 
alt^O] and Colinge et alH^l. 
Finally, the latest 3DI technology, which has been under development in recent years, 
is the stacking of several CMOS layers on top of each other. This technique, shown in Fig. 
3.7, has many similarities to the technique that will be proposed by this paper, although, the 
proposed technology in this paper uses different type of device and includes major additions 
and revisions to this simple stacking technique. These changes, presented in the next section, 
are designed to eliminate the problems associated with this simple stacking technique. 
Moreover, a great deal of effort has been made to find the most suitable processing procedure 
compatible with die over all requirements of this technology, for each processing step. 
' Latch up is the unwanted creation of parasitic transistors and diodes from the interactions of 
the p-wells or the n-wells with the transistor structures used for fabricating the circuit. 
These parasitic diodes and transitors can create short circuits in-between the Vdd and 
Vss.[2i] 
SDicon-sub 
Fig. 3.7. Simple stacking of the CMOS layers on top of each other.t^^ 
Due to the fact that simple stacking of the CMOS layers can be, for most part, 
considered as a subset of the technology that will be proposed by this paper, no further 
discussion of the simple stacking of CMOS layers will be presented here. The interested reader 
is encouraged to refer to references given at the end of this paper. Moreover, no standard 
processing procedure has been developed for simple stacking of CMOS layers at the this time. 
Here, it should be noted that the major differences between the technology proposed by this 
paper and the simple stacking of CMOS layers technique are the active devices utilized to 
fabricate each layer, interlayer shield, and the individual processing procedures for each step. 
3.2. Proposed Advanced Stacked Layer Technology and Its Fabrication 
Process 
So far, an overview of all the relevant techniques that might be useful for 3DI 
technology and previous attempts to develop a 3DI technology has been presented. It is 
prudent in developing a new technology that we first critique these previous attempts. The 
72 
knowledge gained firom this critique can help to better design a new technology. Therefore, the 
next subsection shall be devoted to evaluating these previous attempts in 3DI. Finally, 
procedural instructions for production of 3DI chips will follow that subsection. 
3.2.1. Lessons From the Previous Attempts 
One of the biggest lessons from the past experiences in the development of 3DI 
technology has been this: have as little impurities on each layer as possible. Most previous 
attempts for creation of 3DI technology were proscribed by the reality that multi-impurity 
devices have been used in them. Therefore, here an attempt will be made to develop this 
technology based on single impurity device SOI-SBSD-MESFET, which is described in Sec. 
2.2.2. This device, which has been specifically developed in this paper for use in 3DI 
technology, has only one type of impurity form. Furthermore, to even better condition this 
technology for several re-heating steps required for fabrication of many layers, only one type 
of impurity will be used on each layer. 
Another important lesson from the previous attempts in development of 3DI 
technologies is the presence of cross-talk. To solve this problem a grounded shield layer will 
be placed in-between the circuit layers. This layer can be made from metallic materials, which 
can be implanted in-between a thick layer of insulator, or a heavily doped poly-silicon layer. 
Furthermore, die technology proposed by this paper recommends shielding the vias, as shown 
in Fig. 3.8, if they are placed too close to each other. This shield should prevent the cross talk 
in-between the layers. A note is in order here: not all the vias should be shielded. Only those 
vias that are placed very close to each other, which might create cross talk on each other, 
should be shielded. 
The need for planarization has created another important lesson. This fact becomes 
very obvious if one considers the accumulated effects of placing several layers on top each 
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other. Therefore, various planarization techniques have been reviewed in section 1.2.3. Here, 
a combination of these techniques should be employed, in order to achieve the best result. 
Furthermore, the fabrication procedures, utilized in this technology, should have low 
temperature requirements. This is due to the fact that high temperatures damage the circuits 
already built in the previous layers. Therefore, depositing key materials at low temperatures is 
the golden key to success in this technology. 
Via#l 
• 
Via#2 
• 
2^  
Fig. 3.8. A shield layer in between vias to prevent cross talk between them. 
The last, but not least, is the characteristics of the deposited semiconductors. Since the 
semiconductor is deposited at low temperatures in order to prevent damaging the previous 
layers; its characteristics are not good enough for fabrication of active devices. Therefore, 
somehow these characteristics should be improved. Appendix A.2.4. describes various 
techniques for improvement of the characteristics of the deposited semiconductor. Here, in this 
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proposed fabrication technology laser recrystallization, one of the previously described 
techniques, will be used extensively for improvement of the deposited layers. 
These enumerated along with many other unenumerated facts were taken in to full 
consideration in design of the proposed fabrication technology, which will be presented next. 
3.2.2. A Proposed Fabrication Process for 3DI Technology 
In order to describe this repetitive process, one should start describing the process from 
one stage of a layer to the same stage of the next layer. To construct the following layers the 
same procedures will be repeated several times. This process may stan at recrystallized 
semiconductor on insulator and proceed onward. Fig. 3.9 presents the wafer at the beginning 
of the first stage. 
To produce the first SOI layer, a number of different methods can be employed. 
Among these techniques are seeding along with the laser recrystallization technique (both of 
which will be employed for creation of upper SOI layers) and ion implant of Oxygen ions 
underneath the silicon. Alternatively, the process might start from a SOI substrate. SOI 
substrates have many advantages over regular substrates including larger dimensions, which 
will be beneficial for mass production. 
SiO 
Fig. 3.9. The wafer at the beginning of the process. 
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In the first stage of ±e production the gate metal, or altematively the gate metal-silicide, 
is deposited. This may be done using the processes outlined in Apendix A.2.2.3 through 
A.2.2.4. The thickness of the SOI layer and the work function of the metal are related, as 
described m sec. 1.2.2.2. The metal should be chosen based on its work fiinction, so that the 
metal makes a rectifying contact with the semiconductor. Furthermore, the thickness of the 
SOI layer should be such that the depletion region underneath the gate extends all ±e way to 
the insulator layer beneath. 
This step foUows a lithography and etch process to remove the metal from the 
unwanted area of the semiconductor. Fig. 3.10 shows ±e wafer after this stage. 
Gate metal 
z. 
SiO 2 
Fig. 3.10. Substrate after the gate metal or metal-silicide is deposited. 
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Next, a thin layer of oxide is deposited on top of the wafer. The quality of the oxide is 
not as important as the thinox is in a MOSFET; therefore, this layer can be deposited using the 
procedure described in section 1.2.2.2.1. The thickness of this layer is of little importance, 
since the only ftmction this layer plays is to insulate two metals layers from each other. 
Therefore, as long as this layer is thicker than a couple of tenths of micron, it will ftmction 
fine. Fig. 3.11 shows the substrate at the end of this stage. 
Gate metal 
Si EZ3 
SiO^ I I 
Fig. 3.11. Substrate after the oxide layer is deposited on top of it. 
Following this stage, it is the time for an optional stage for oxide insulation of the 
devices. This step is totally optional, since device isolation can be achieved using Schottkey 
barrier insulation technique as mentioned in secdon 3.3.2. In the case of the Schottkey barrier 
insulation technique, a metal ring or polygon is placed around the device, so that it totally 
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surrounds the device. This can be done at the same time as the gate metal is deposited. This 
reduces the number of processing steps and increases the yield. 
Nonetheless, if the decision is made decided to isolate the devices using an oxide 
technique; it can be done at this stage by a combination of wet oxide at 60C)oC, and multi-oxide 
implant.t22-24] the first substrate is multi-implanted with oxygen;t22-24] the 
substrate undergoes the wet oxidation in another chamber at 600°C for short period of the time. 
The implanted oxygen makes the implantation time shorter. Without the multi-implant high 
temperatures and long exposure time is required to fully oxidize the area in-between the 
devices. Furthermore, ion implant damages the semiconductor crystal stmcture in-between the 
devices and as a result reduce the conductivity of this area even more. Fig. 3.12 shows the 
substrate after this stage. Of course, lithography and etch process precedes this step to lift the 
oxide from the top of the areas that need to be oxidized. As mentioned before, this step is 
optional and might be eliminated altogether. 
V SiO_ . 
Gate metal 
Si 
SiO^ I I 
Fig. 3.12. Devices are isolated using oxide walls around them. 
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At this stage, a lithography and etch process follows to remove the oxide layer from the 
top of the source and drain regions. Moreover, the oxide is removed from the top of the gate 
metal, or the metal silicide, where there should be a contact between the gate metal and the 
source and the drain metal. The substrate after this stage is shown in Fig. 3.13. 
Gate metal 
Si 
SiO^ 
Fig. 3.13. Substrate after the oxide over source and drain is etched away. 
Next, its time to deposit the metal, or the metal-silicide, of the source and drain. This 
metal is different from the gate metal, since its work ftinction should be chosen to make an 
ohmic contact with the semiconductor, as it is described in section 2.2.2.2. The fabrication 
process for metalization itself has been described in Appendix A.2.2.3. through A.2.2.4. The 
substrate after this stage is shown in Fig. 3.14. 
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Gate metal-
Souice and Drain Metal 
Fig. 3.14. Cross section of the substrate after source and drain is metalized. 
At this point a planarization process is in order. Various planarization techniques have 
been reviewed in sec 1.2.3. It has been decided that Borophosphate Glass (BPSG), described 
in section 1.2.3.4, should be deposited by the spin on layer technique, which is presented in 
section 1.2.3.1. Following this step, sacrificial etch back technique should be employed to 
further planarize the substrate, as described in section 1.2.3.4. The substrate after this stage is 
shown in Fig. 3.15. 
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Gate metal-
Source and Drain Metal 
Fig. 3.15. A cross section of the substrate after planarization stage. 
Now, it is the time for providing the connection in-between the layers. Therefore, the 
inter-layer vias are to be placed in this stage. This can be done using a dry etch to create the 
necessary holes on top of this layer, followed by metalization and patterning. A thin layer of 
oxide is placed uniformly on top of the substrate, using techniques outlined in section 
1.2.2.2.1. The substrate after this stage is shown in Fig. 3.16. 
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Gate metal -
Si -fZZ3 
SiO^ 
Source and Drain Metal 
Fig. 3.16. A cross section of the substrate after vias and thin oxide is placed. 
The seeding windows, described in Appendix A.2.4.1, should now be opened. This is 
done using the etch process. This stage follows by the deposition of the next layer. The 
semiconductor layer can be deposited, using a chemical vapor deposition described in 
Appendix A.2.2.2. Note that the deposited layer is a p-type polysilicon layer, not n-type. 
Following this step, the surface of the substrate is etched to achieve some additional 
planarization. 
As it has been mentioned earlier, the characteristics of this layer should be improved in 
order to achieve devices with good characteristics. To improve the characteristics of this layer 
and to create large crystals suitable for device manufacturing, the laser recrystallization method 
should be utilized, which is reviewed in the Appendix A.2.4.3. The cross-section of the 
substrate after this stage is shown in Fig. 3.17. 
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wzx 
Gate metal 
Si (n-type) 
SiOz 
Source and Drain Metal 
si(p-type) imm 
Fig. 3.17. A cross section of the semiconductor after the second layer is deposited. 
Note that the thickness of this layer and work ftmction of the gate metal is inter-related, 
as it is described in section 2.2.2.2. The metal should be chosen based on its work function; 
alternatively, the thickness of the layer should be adjusted according to the work fiinction of the 
metal. Similar to the n-Iayer undemeath this layer, the thickness of this layer should be such 
that the depletion region undemeath the gate extends all the way to the insulator layer beneath. 
Now, it is time to provide connection between this layer and the layers beneath it. To 
do this, first the location of these vias are oxidized. In order to keep the oxidadon time and 
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temperature to a reasonable value, these locations are first multi-implanted with oxygen. Then, 
a short period of wet oxidation at 6OO0C follows. Finally, these locations are etched using dry 
etch process. After the via holes are created a metalization and patterning follows to complete 
this process. The oxidation around these vias is necessary to make sure there is no contact 
between them and the semiconductor. The oxide around these vias should be thick enough to 
prevent any interaction between the metal and the semiconductor. The substrate after this stage 
is shown in Fig. 3.18. 
Gate metal 
Si (n-type) VTYl 
SiO 2 1 I 
Source and Drain Metal 
Si (p-type) rmrn 
Fig. 3.18. A cross section of the substrate after vias are connected to the lower layer. 
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To complete this layer, steps similar to those ±at were carried out to complete the 
previous layer should be taken. After this layer is completed, another layer of heavily doped n-
type polysilicon is deposited. The heavy doping is necessary in order to insure the low 
resistivity on this layer. As discussed in section 3.1.1.1, the resistivity of this layer should 
less than 0.01 Q-cm. This layer need not to be recrystallized, since its only function is to be 
used as a shield layer. However, if the resistivity of 0.01 Q-cm or less could not be achieved 
in a poly crystalline silicon, then every effort has to be made to insure the low resistivity m this 
layer. This includes recrystallization and addition of other impurity materials such as silver and 
metal implant in middle of this layer. Moreover, the shield layer should be grounded to 
eliminate the cross-talk between the layers. Fig. 3.19 presents a cross-section of a complete 
circuit layer, which consists of three semiconductor layers ( a n-type, a p-type, and heavily 
doped n-type used for shielding). 
This concludes the building of one period in this periodical layer structure. Subsequent 
layers can be built by repeating this process. This way, several layers of active devices may be 
stacked on top of each other. Fig. 3.19 presents several layers of semiconductor that are 
stacked on top of each other in this fashion. 
Here, a final note is in order. As it can be seen from figures 3.18 and 3.19 the gate 
metal for a n-type semiconductor and the gate metal for p-type semiconductor are not drawn the 
same. This is done to demonstrate that these two metals need not to be the same. Of course, in 
practice one might chose the same metal for both p-type and n-type semiconductor gates. Such 
a choice makes it necessary to have different thicknesses of p-type and n-type layers, as 
described in section 2.2.2. Furthermore, the metal used for source and drain might not be the 
same in both p-type and n-type semiconductor. This is because a metal may make an ohmic 
contact with n-type of semiconductor and rectifying contact with p-type, thus making it 
necessary to use different metals. 
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J /^/A /^////////////y 
Gate metal (for n-type semiconductor}-
Si (n-type) 
SiO^ 
Source and Drain Metal (for n-type semiconductor)-
Si (p-type) -irrTTTn 
Source and Drain Metal (for p-type semiconductor)-
Gate metal (for p-type semiconductor) 
Highly doped n-type semiconductor. 
Fig. 3.19. Cross section of a complete circuit layer, which consists of a n-type layer, a p-
type layer, and a heavily doped n-layer used as shield. 
86 
1iMi[ ffllMTntemiTTr 
ss > 
<?<?<?< 
y/zA^^y///////////// 
Gate metal (for n-type semiconductor)-
Si (n-type) -Ezza 
SiO. 
Source and Drain Metal (for n-type semiconductor)-
Si (p-type) 
Source and Drain Metal (for p-type semiconductor)-
Gate metal (for p-type semiconductor) 
Highly doped n-type semiconductor. 
-(TTTTTn 
-mm 
Fig. 3.20. Cross section of two stacked circuit layers (6 semiconductor layers). 
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4. ANALOG EXTENSION OF 3DI 
Even though with the recent improvement in the science of Digital Signal Processing 
(DSP) and Digital Control, there seems to be no need for any analog ciroxits; many analog 
circuits still offer a substantial advantage over their digital counterparts in many areas. In fact, 
certain analog circuits can not be made using digital techniques with current technologies. Low 
noise pre-amplifier for electromagnetic waves is a good example of such a circuit. Moreover, a 
number of analog circuits, such as Analog Filters, require much less components and are easier 
to implement than their digital counter parts. In this section we would like to briefly review the 
specific requirements of this type of circuits and the way this type of circuit maybe 
implemented in a 3DI technology. 
One of the differences between a digital circuit and an analog circuit is in the fact that 
an analog circuit uses considerable nximber of passive elements. Most passive elements are 
bulky. For example, a resistor might take as much as 40 times the size of a transistor in an 
integrated circuit. Moreover, due to small size of the chip, passive capacitors with values 
greater than a tens of pF and passive inductors with values more than a few nH are very 
difficult to attain. Therefore, in cases where higher values are required an active capacitor or 
inductor might be considered. First, let us review these important elements in more detail. 
4.1. Inductors 
Although, most chip designers try to avoid using inductors; there are times that 
inductors are unavoidable. The reasons for avoiding the use of inductors in the chips are; 
They take too much valuable real-estate. 
- Only very low values of passive inductors are achievable on the chip. 
- The tuning of such inductors is very difficult. 
Nevertheless, these mductors are being used in microwave and high frequency circuits. 
The most common architecture of these inductors are presented in Fig. 4.1. [25] 
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Fig. 4.1 Various forms of spiral passive inductor used in chipsJ^^l. 
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Another related issue is calculating the value of such inductor. This usually is done by 
computer simulation of such inductors. Even though, it has been reported that computer 
simulation for spiral inductor structures had resulted ui a comparable value to the actual 
mductor's value; the circuit designers usually pick these inductors from a library of pre-proven 
designs for specific inductance value. It is important in simulation of these inductors that one 
pays special attention to image charges, which create an image inductors in the ground planes. 
Moreover, due to the parasitic capacitor effects in this types of inductors, die value of inductor 
may change as a fimction of the frequency. The result one of such simulation is shown in Fig. 
4.2.[25] A listing for the simulation of the rectangular spiral inductor using Libra (a popular 
simulation program for microwave circuits) is given in Fig. 
T 
1 
T 
10 * 
SO 
JO 
10 
J 
Fig. 4.2. (a) Spiral inductor reactance, (b) Single-Loop reactance, (c) Spiral inductor Q-
factor, and (d) Single-loop Q-factor versus frequency.[25] 
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Rectangular Spiral Inductor Simulation 
dim 
freq hz 
res h 
ind nh 
cap pf 
Ing mil 
ckt 
mstub er=lL8 h=20 t=0.02 rho=l rgh=0 
tand tand=0.004 
mrid 10n=3 11=12 12=12 w=0.4 s=0.4 wl=0.5 w2=0.5 
deflp 1 rect 
freq 
sweep 0.1 3.0 0.1 
out 
rect s11 
rectzl l  
! End of file 
Fig. 4.3. Listing for simulation of a Rectangvilar Spiral Inductor using Libra (a popular 
simulation program for microwave circuits). 
Another way to achieve the characteristics of an inductor is by utilizing the 
characteristics of a transmission line. As shown in Fig. 4.4. a high impedance line can be 
utilized as an inductor or a capacitor. Utilizing this technique, whenever possible (i.e. high 
frequencies f »lGHz), provide us with a wide range of inductor values. 
M—^ 
Fig. 4.4. Transmission line is utilized to realize inductive characteristics. 
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Rnally the third way of creating an inductor is to design an active inductor. Many 
different forms of active inductors using various active elements have been proposed and 
studied; However, the active inductors proposed by Hara et. are most suited 
for 3DI technology. These inductors are shown in Fig. 4.5.[28-29] 
There are several advantages in utilizing active inductors for higher values of 
inductance. One of the most important advantage of an active inductor is its lower value of 
stray capacitance. This enables an active inductor to function at much wider range of operating 
frequencies than normal spiral inductors can. Moreover, in order to achieve high value of 
inductance (using passive inductors), several spiral inductors and transmission lines should be 
combined. This not only complicates the task of designing such inductors, but also requires 
large area of the chip to be allocated exclusively for this purpose. In an active inductance the 
value of inductance is usually independent of the size of the inductor. In addition, the passive 
inductors (unlike active ones) should be placed physically far from each other to prevent cross­
talk between them. Never  the less ,  the  act ive inductors  have few draw backs of  their  own.  
One of such drawbacks is their linear operating range. The linear operating range of an active 
inductor is limited by design. For the inductors shown in Fig. 4.5 the operating power range 
is roughly one third of the saturation current of the FET times the voltage difference between 
the gate and drain of the transistor, 
Here, let's review briefly the inductors presented in Fig. 4.5.In Fig. 4.5a the 
first of these series of active inductors is presented. This is die simplest from of active inductor 
shown in this figure.t-^] The impedance of this circuit can be calculated as: 
\+ jcoC .^R  ^Z = ^ Eq.  4 .1  
So, if we assume the two transistors are the same, we can writet^^l: 
Z — •' gs ea Eq.  4 .2  
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Fig. 4.5. The proposed active inductors. 
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Now, if the intention is to realize an active inductor, then condition 
1 + jcoC.^R^ 
should hold. In that case Z . This means the resistivity of the inductor is equal 
S  m 
I to r = — and its reactance will be equal to G = jco-
Sm g, ml 
The disadvantages of the inductor shown in Fig. 4.5a are the associated resistance (r) 
and the fact that the resistor (Rext ) a large space on the chip. To overcome these 
problems the circuits in Fig. 4.5b and Fig. 4.5c have been proposed, In Fig. 4.5b a 
transistor has replaced the original R^xt • Th^ admittance Y of this circuit is given asrt-^] 
= I Eg.  4 .3  
where, subscript 1,2, and f refers to first, second and the feedback transistor. Now. it is 
interesting to note that if ±e first and the second transistor are similar, the "theoretical" 
resistivity of the circuit goes to zero. This leaves a purely inductive component: 
C„ 
z =  jco ^ Eq. 4 . 4  
S mSntf 
Of course, in reality there is always a small value of resistance associated with this 
circuit, as it can be observed from measured values plotted on the smith chart next to this 
figure. 
In case of Fig. 4.5c a common-gate cascade reT is replaced the feedback resistor of 
Fig. 4.5a. This configuration make it possible to have a negative resistor be associated with 
diis circuit: 
, 
C, . . . C 
Y = -g„-^+ ^ Eg.  4 .5  
jca{—5L_) 
§mg mf 
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If this circuit is designed in such a way that a small theoretical negative resistance to be 
associated with it, the actual circuit will have zero net resistance. This means inductors with 
very high Q can be produced. However, larger values of negative resistance could make the 
circuit unstable. 
4.2. 3DI Microwave Technology 
Finally, ±e issue of most compatible microwave technology with 3DI requirements 
should be addressed here. As previously demonstrated in chapter 2, in order to eliminate the 
cross-talk between the layers a shield layer should be placed between adjacent layers in 3DI 
technology. [30] This makes the microwave layer sandwiched between these two shield layers 
(one on the top and one on the bottom) very similar to stripline technology. Therefore, a closer 
look at this technology and its possible application for 3DI technology is in order. 
Stripline was originally developed for solid state microwave circuit boards. This 
configuration encloses a microwave circuit board inside a metallic (conductive enclosure); 
therefore, eliminating any interface or cross talk between the circuit and the environment 
around it. Normally in this configuration it is assumed that the distance between the 
transmission line and the top or the bottom conductor is equal. The distance between the 
ground plates is b and the width of the transmission line is designed by W, as shown if Fig. 
4.6. Stripline supports TEM mode of transmission. This eliminates the dispersion 
phenomenon associated with wave guides. A cautionary note is in order here, similar to 
coaxial lines, the stripline can support TM and TE modes as well. These modes should be 
avoided, because of the dispersion phenomenon associated with them. In order to avoid these 
modes usually the distance between the ground plates should be kept to less than 
Even though, the exact analysis of striplines is a complicated issue; a few 
simplification can make this task more manageable. First, it is assumed that only TEM mode is 
present and the designer took percussion to avoid TE and TM modes. This assumption makes 
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it possible to determine the important characteristics of the circuit, such as propagation constant 
and characteristic impedance, by electrostatic analysis. This is done using conformal mapping 
approach. [32] Even so, the procedure and results of this method are very complicated. 
Therefore, approximate expression that produce very close results is used for design purposes. 
These designs are later perfected using computer analysis and real measurement. For example, 
the characteristic impedance of the lines in stripline can be approximated asrP-"^^] 
b Z„ = 
^ W +0.44U> Eq.  4 .6  
where b is the distance between the top and bottom grounded conductor, is the effective 
width of the center conductor that is calculated from the normal width of conductor W using 
following formula: 
w w 
T~ b 
for—> 0 L35 
b 
for—<0J5 
b b 
Eq.  4 .7  
Similarly, if the width of line for given characteristic impedance is to be determined; one might 
use the following: 
X = 30;r 
-0.441 Eq. 4.8 
W _ j x  f o r  V ^ Z „  <  1 2 0  
~b ~ [0.85- V0.6-.r for > 120 Eq.  4 .9  
(iround Klate 
Ground Plate 
Fig. 4.6. Stripline transmission lines. 
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5. PRACTICAL CONSmERATIONS IN CHOICE OF DEVICE MATERIAL 
The theory of our proposed device is outlined in chapter 1. Let us reflect on the 
practical considerations in choosing the material for the source, drain and the gate of the n and 
p type semiconductor transistor. 
Due to the fact that most metals diffuse inside the semiconductor at high temperatures, 
metal-silicides instead of pure metals should be utilized for the gate region. Unlike metals, 
metal-silicides are stoichiometric compounds and have negligible diffusion coefficient in 
semiconductors. Note that chemical bond should be broken for stoichiometric compounds to 
diffuse inside silicon, and breaking such chemical bond requires large amount of energy. Even 
though, it is desirable to use metal-silicide for source and drain too, it should be noted that 
there are very few metal-silicides that are suited for source and drain ohmic contact as explained 
below: 
As explained previously, in n type material for Schottky barrier to have ohmic 
characteristics the Om (metal work function) should be less than 4>s (semiconductor work 
function). Examining various raetal-sUicides, the following silicides are found to be good 
candidates for oiimic contact and can be used for source and drain of the n type device:[34] 
metal-silicide barrier height (with n type silicon) 
Ysi2 0.39(ev) 
DySi2 0.37(ev) 
HoSi2 0.37(ev) 
GdSi2 0.37(ev) 
ErSi2 0.39(ev) 
In p type material for Schottky barrier to have ohmic characteristics, the Om should be 
greater than 4>s . Examining various metal-silicides, following silicides are found to be good 
candidates for ohmic contact and can be used for source and drain of the p type device: 
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metal-silicide 
PtSi 
IrSi 
Ir2Si3 
IrSiS 
barrier height (with p type silicon) 
0.255(ev) 
0.195(ev) 
0.275(ev) 
0.185(ev) 
Using the barrier heights given above, one can calculate maximum doping 
concentration of p and n type devices, as shown bellow. For p type device's Ohmic Contact: 
^>m ><E>s Eq.  5 .1  
Xs+Eg-<I>bp>Xs+Eg-(EF-EV) Eq.  5 .2  
- Obp >- (EF - EV) Eq.  5 .3  
-<I>bp>EV-EF Eq.  5 .4  
- <I>bp > KT Ln(^) 
 ^1/ 
Eq.  5 .5  
NA < NV exp( -4> bp 
KT 
)  Eq.  5 .6  
Similarly, for n type devices' Ohmic contact: 
Om < 
Xs+ <Dbn < Xs + (EC - EF) 
<J>bn < EC - EF 
Eq.  5 .7  
Eq.  5 .8  
Eq.  5 .9  
-<&bn>EF-EC Eq.  5 .10 
N r  
-<I>bn> KTLn(- ;2 . )  Eq.  5 .11 
Nc 
-O;. ND<NCexp(- ;^)  Eq.  5 .12 
KT 
The resulting silicon's maximum doping concentration for various metal-silicide-silicon Ohmic 
contacts is shown in Table 5.1. 
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Table 5.1. Maximum doping concentration of the semiconductor for creation of an ohmic 
Schottky contact. 
Ysi2 
DySi2 
9.21X10'^ 
1.99X10" 
na 
na 
HoSi2 1-99X10" na 
na 
na 
As one might observe from Table 5.1, relatively pure semiconductor is required for the 
n type material. Even ±ough, in theory it is possible to deposit such semiconductor using 
CVD; practical problems might be significant. To solve this problem an intensive literature 
review was conducted. Based on this research following processes have been selected for 
creadng ohmic contact to source and drain of our devices. Before, explaining these processes 
in detail let's mention that there are many suitable metal-silicide for gate including: TiSi2, VSi2, 
WSi2 , CoSi2. 
5.1. Ohmic Contact to devices on P-type semiconductor 
The Ohmic contact of A1 with p type silicon is relatively well known. P5] When such a 
contact is annealed above the eutectic temperature (Teut=5770C) a low resistivity contact is 
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obtained from Al/Si system. This low resistivity contact has been explained based on the fact 
that A1 solves the Si first. Later, when silicon is regrown in this liquid-phase-epitaxy (LPE) 
process, this Al acts as doping agent in regrown silicon, creating a highly doped p-type silicon 
just underneath the contact. 
It has been reported that even when anneal temperatures is kept below the eutectic 
temperature an ohmic contact is resulted also.[36] xjiis phenomenon is attributed to high 
diffiision coefficient of Al in Si. 
5.2. Ohmic Contact to Devices on n-type Semiconductor 
It is astonishing to leam that many reports indicate "evaporated Al (without 
anneal)"P^l is sometimes used for creating ohmic contact to n type silicon, as well. However, 
such contacts work only for a short while; after a short period ( normally few days) such 
contacts start behaving more and more like a rectifying contact. This phenomenon is explained 
on the bases of room temperature diffusion of Al inside n type Si.[3^1 Note that Al is a p type 
(acceptor) impurity in the silicon. This results in creation of a p-n junction just under the Al 
contact. For this reason, many people in semiconductor industry consider production of such 
an ohmic contact as "black art".[3^] Therefore, this contact is not suited for our devices. 
A recent paper from "Max-Planck-Insumt fur metailforschung"C37] suggest a more 
practical way of creating metal-semiconductor ohmic contact for n-type silicon. Since there is 
no known metal that can make a practical ohmic contact with n-type of silicon, this paper 
suggest that such an ohmic contact to be made using a Sb-Au alloy.[^7] Contact area-resistivity 
as low as 2x10"- Q-Cm^ has been achieved by utilizing this method. 
The fabrication process for creation of this contact is very simplert^^l First, 
proportional weights of Au and Sb are melted and alloyed together inside tungsten boat of the 
evaporation system. Then, 300 run of Au/Sb(%l) is deposited on top of silicon. After this 
step, the wafers are annealed in Ar ambient at 350 to 500°C for 5 to 45 minutes. It should be 
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noted that 300 nm of Au/Sb will solve 180 nm of Si at the eutectic temperature.P7] Finally, 
the wafers are etclied and cleaned with HF and at least an additional lum of Au is deposited on 
top of these contacts. 
The mechanism for formation of this ohmic contact is explained based on the phase 
diagram of the binary Au/Sb system, system Si is deposited from an Au melt. 
Note that the solid solubility of Au in Si at this temperature is about 10^- This 
prevents incorporation of Au ( a life time killer) into Si. More over, due to high solid solubility 
of Sb atoms (which are donor atoms in Si) a low contact resistance is created. 
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6. COMPUTER SIMULATION AND VERIFICATION 
It is a known fact that in today's industry computer simulation is an important part of 
design and development of any new product This is the case for semiconductor industry, as 
well. Computer Aided Design (CAD) tools are very important in development of any new 
Integrated Circuit (IC) technologies. Any modem manufacturing process for ICs includes 
hundreds of individual steps. CAD tools can help the engineers to verify and optimize their 
manufacturing process. Computer simulation can reduce the time required to develop a new 
idea and reduce the cost associated with the developmental part of a project. Therefore, the 
task of designing new process using CAD tools has mosdy replaced the traditional "trial-and 
error" approach.t^Q] -phis approach is presented in Fig. 6.1. 
FINAL 
DESIGN START DESIGN 
EVALUATION 
NEW 
TECHNOLOGY 
(B) 
SIMULATION 
FABRICATION 
AND 
TESTING (A) 
DESIGN 
MODIHCATION 
Fig. 6.1. Various ways of developing a new manufacturing process for semiconductors. 
Route A represents experimental approach; whereas, route B is the simulation 
approach (simuladon here is defined as process, device, and the circuit 
simulation). 
102 
W. Fichner of Swiss Federal Institute of Technology in his article on the virtue of simulation 
over the traditional "trail-and-error" approach method writes: 
The application of software tools in the development of new processes 
and novel device structures has become a worthwhile albeit challenging 
alternative to the experimental route.... Fabricating one lot in a modem 
process can cost considerably more than lOK dollars, consuming weeks 
or even months. The use of accurate simulation tools in the proper 
computing enviroimient allows for comparatively inexpensive 
"computer experiments", 
Here it should be noted that process simulation encompasses all aspects of IC 
fabrication, as shown in Fig. 6.2. This includes process simulation, device simulation, circuit 
simulation, and electromagnetic simulation. Of course, there are many good software packages 
available for simulation of circuits and devices. SUPREM EU, a version of a popular 
fabrication simulator in electrical engineering industry, will be utilized in this smdy to simulate 
the manufacturing process. Moreover, computer simulation will be employed in order to 
analyze the our device. Valuable insights in the physics of the process can be gained by 
analyzing these results. 
oevice ANTEIT 
BEHAVIOR INFORMATION 
mocxss 
SIMULATION 
DEVKC 
SIMULATION 
LAYOUT TERMINAL 
VOLTAGE 
Fig. 6.2. Several sub-simulator of a process simulator.[39] 
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6.1. Simulation of the fabrication process using SUPREM in 
SUPREM is extensively used in simulation of fabrication process in the semiconductor 
industry. Today, no one even think of fabricating semiconductors without verifying it's 
fabrication process first by SUPREM or some other form of computer simulation. Therefore, 
simulation is the first step in verification of this work as well. 
The version of SUPREM that we utilized to verify our process (SUPREM IH) only 
simulate one dimensional structures. Simulating the fabrication process in one dimension has 
many advantages, including lower demand on computational resources. More over if several 
cross sections is to be chosen correctly, the whole process can be verified. 
Therefore, three cross sections from Fig. 4.20 (AA', BB', CC) is chosen and 
simulated by SUPREM. These cross sections are shown in Fig. 6.3. The simulation listing 
for each of these cross sections are listed in Fig. 6.4, Fig. 6.5, and Fig. 6.6. The one 
dimensional profile of the semiconductor prepared by the simulation program for each cross 
section is shown in Figs. 6.7 to 6.9. 
Note that in Figs. 6.7 to 6.9 ±e distance is measured from surface of the 
semiconductor. Therefore, the first layer is positioned at deeper distance than the second 
layer. 
As it can be seen from the listings, the SUPREM program used for simulation of these 
cross sections is developed by Technology Modeling Associates, Inc. It is version P, 
Revision 9002 of SUPREM program that is developed by this company. This information is 
presented here because different versions of SUPREM may produce slightly different results 
depending on their internal procedures to simulate the process. More over, the syntax of this 
version SUPREM differs slighdy from syntax used by the version developed Stanford 
University. However, the final results should be the same in large part, regardless of what 
version of SUPREM is used for simulating the process. 
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-v. 
.•A.'• 
v'-.V'.*-..' 
• v.v. HiT 
Gate metal (for n-type semiconductor) 
Si (n-type) 
SiO^ 
Source and Drain Metal (for n-type semiconductor)-
Si (p-type) 
Source and Drain Metal (for p-type semiconductor)-
Gate metal (for p-type semiconductor) 
Highly doped n-type semiconductor. 
-fTTTTn 
-mm 
Fig. 6.3. The cross sections of two stacked layers chosen for computer simulation. 
105 
SUPREM-3 
*** Version P, Revision 9002 **• 
Copyright (C) 1985,1986,1987,1988,1989,1990 **• 
*** Technology Modeling Associates, Inc. *** 
*** All Rights Reserved *** 
* * * * • * 
•** Licensed to Iowa State University *•* 
Serial # 0155401845 
16-Aug-95 15:54:10 
Statements input from file aa.sup 
1... Title 3DI simulationfor AA cross section 
2... $ Let's initilize the sxibstrate to a <100> regular silicon wafer 
3... $with doping density consentration of 4X10'^14 Phosphoiirous 
Atoms/Cm3 
4... Initialize <100> silicon, phosphor=5el4, Thickness=3.0 dx=0.1 
5. . . $let's grow a layer of oxide on top of this wafer by LPCVD method 
5... $This can be done by: SiH4+02->Si02+2H2 at 500 'C 
7... Deposition Thickness=2 Oxide DX=0.1 temperat=500 
8. . , $ let' s etch the oxide to create a seeding window 
9.., etch oxide all 
10... $Now let's grow a layer of poly-silicon top this layer 
11.., $Using SiH4->2H2+Si at 0.5 torrof pressure using Plasma CVD 
12... Deposition Thickness=l POLYSIL dx=0.1 Temperat=300 Pressure=l.31e-3 
... + Phosphor=5el4 
13... $Now it is time to deposit gate metal using Following reaction 
using LPCVD 
14... $2WF6+3Si->3SiF4+2W at 300'C& 0.64 torr 
15... $Before doing this we have to define the Tungsten metal for the 
Suprem 
16... $using Material statement 
17... Material Mater.7 Name=Tungsten dx.defau=0.1 N.specie=l 
... + Density=19.3 AT.WT.1=183.85 AT.num.1=74 Abund.l=l 
... + Conducto work.fun=4.6 
18... Deposition Mater.7 thickness=l dx=0.1 
19... $ we have to etch all the Tungsten from this location 
20... Etch Mater.7 ALL 
21... $let's grow a layer of oxide on top of this wafer by LPCVD method 
22... $This can be done by: SiH4+02->Si02+2H2 at 500 'C 
23... Deposition Thickness=2 Oxide DX=0.1 temperat=500 
24... $ Let's deposit Aluminiim using LPCVD for the source and drian 
contacts using 
25... $ [ (CH3)2CH-CH2]3AL->[{CH3)2 CH-CH2]2 ALH +{CH3)2C=CH2 at 100 'C 
26... $ Followed by heating step that results to reaction below: 
Fig. 6.4 SUPREM code to analyze AA' cross section 
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27... $ [(CH3)2CH-CH2]2 ALH -> A1+ 3/2 H2 + 2(CH3)C=CH2 
28... Deposition th.ickness=l Aluminum dx=0.1 Teinperat=100 
29... Diffusion NITROGEN Teinperat=300 tixne=50 
30... $ Now let's etch the aluminum away for this region (AA" ) 
31... Etch Aluminum All 
32... $let's grow a layer of oxide on top of this wafer by LPCVD method 
33... $This can be done by: SiH4+02->Si02+2H2 at 500 "C 
34... Deposition Thickness=lQ Oxide DX=0.1 temperat=500 
35... $ Now we have to etch the oxide away to creat seeding window for 
next 
36... $ layer 
37... Etch Oxide All 
38... $ Now let's grow a layer of poly-silicon top this layer 
39... $ Using SiH4->2H2+Si at 0.5 torrof pressure using Plasma CVD 
40... Deposition Thic]cness=I POLYSIL dx=0.1 Temperat=300 Pressure=l.31e-3 
... + Boron=5el4 
41... $ Now it is time to deposit gate metal using Following reaction 
using LPCVD 
42... S 2WF6+3Si->3SiF4+2W at 300'C& 0.64 torr 
43... Deposition thic]aiess=l Mater.7 dx=0.1 Temperat=300 Pressre=l.31e-3 
44... $ we have to etch all the Tungsten from this location 
45... Etch Mater.7 ALL 
46... Slet's grow a layer of oxide on top of this wafer by LPCVD method 
47... $This can be done fay: SiH4+02->Si02+2H2 at 500 'C 
48... Deposition Thickness=2 Oxide DX=0.1 temperat=500 
49... $ Let's deposit Aluminum using LPCVD for the source and drian 
contacts using 
50... $ [(CH3)2CH-CH2]3AL->[(CH3)2 CH-CH2 ] 2 ALH +(CH3)2C=CH2 at 100 'C 
51... $ Followed by heating step that results to reaction below: 
52... $ [(CH3)2CH-CH2]2 ALH -> A1+ 3/2 H2 + 2(CH3)C=CH2 
53... Deposition thickness=l Aluminum dx=0.1 Temperat=100 
54... Diffusion NITROGEN Temperat=300 time=60 
55... $ Now let's etch the aluminum away for this region (AA') 
56 . . . Etch Aluminum All 
57... Slet's grow a layer of oxide on top of this wafer by LPCVD method 
58... SThis can be done by: SiH4+02->Si02+2H2 at 500 'C 
59... Deposition Thickness=10 Oxide DX=0.1 temperat=500 
60... $ Now we have to etch the oxide away to creat seeding window for 
next 
61... S layer 
62... Etch Oxide All 
63... $ Now let's grow a layer of poly-silicon top this layer 
64... $ Using SiH4->2H2+Si at 0.5 torrof pressure using Plasma CVD 
65... Deposition Thiclcness=l POLYSIL dx=0.1 Temperat=300 Pressure=l.31e-3 
... *• Phosphor=5el9 
66... $let's grow a layer of oxide on top of this wafer by LPCVD method 
67... $This can be done by: SiH4+02->Si02+2H2 at 500 "C 
68... Deposition Thickness=10 Oxide DX=0.1 temperat=500 
69... $ Now we have to etch the oxide away to creat seeding window for 
next 
70... $ layer 
71... Etch Oxide All 
72... $Now let's grow a layer of poly-silicon top this layer 
Fig. 6.4. Continued 
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73... SUsing SiH4->2H2+Si at 0.5 torrof pressure using Plasma CVD 
74... Deposition Thickness=l POLYSIL dx=0.1 Temperat=300 Pressure=l.31e-3 
... + Phosphor=5el4 
75... $Now it is time to deposit gate metal using Following reaction 
using LPCVD 
76... $2WF6+3Si->3SiF4+2W at 300'Cii 0.54 torr 
77... Deposition thickness=l Mater.7 dx=0-l Teinperat=300 Pressre=1.31e-3 
78... $ we have to etch all the Tungsten from this location 
79... etch Mater.7 ALL 
80... $let's grow a layer of oxide on top of this wafer by LPCVD method 
81... SThis can be done by: SiH4+02->Si02-t-2H2 at 500 'C 
82... Deposition Thickness=2 Oxide DX=0.1 temperat=500 
83... $ Let's deposit Aluminum using LPCVD for the source and dricm. 
contacts using 
84... $ [(CH3)2CH-CH2]3AL->[{CH3)2 CH-CH2J2 ALH +(CH3)2C=CH2 at 100 'C 
85... $ Followed by heating step that results to reaction below: 
86... S [(CH3)2CH-CH2]2 ALH -> A1+ 3/2 H2 + 2{CH3)C=CH2 
87... Deposition thickness=l Aluminum dx=0.1 Temperat=100 
88... Diffusion NITROGEN Temperat=300 time=60 
89... $ Now let's etch the aluminum away for this region (AA') 
90 . .. Etch Aluminum All 
91... $let's grow a layer of oxide on top of this wafer by LPCVD method 
92... $This can be done by: SiH4+02->Si02+2H2 at 500 'C 
93... Deposition Thickness=10 Oxide DX=0.1 temperat=500 
94... $ Now we have to etch the oxide away to creat seeding window for 
next 
95... $ layer 
96... Etch Oxide All 
97... $ Now let's grow a layer of poly-silicon on top this layer 
98... $ Using SiH4->2H2+Si at 0.5 torrof pressure using Plasma CVD 
99... Deposition Thickness=l POLYSIL dx=0.1 Temperat=300 Pressure=l.31e-3 
... + Boron=5el4 
100... $ Now it is time to deposit gate metal using Following reaction 
using LPCVD 
101... $ 2WF6+3Si->3SiF4+2W at 300'C& 0.64 torr 
102... Deposition thickness=l Mater.7 dx=0.1 Temperat=300 Pressre=l.3le-3 
103... $ we have to etch all the Tungsten from this location 
104... etch Mater.7 ALL 
105... Slet's grow a layer of oxide on top of this wafer by LPCVD method 
106... $This can be done by: SiH4+02->Si02+2H2 at 500 'C 
107... Deposition Thickness=2 Oxide DX=0.1 temperat=500 
108... $ Let's deposit Aluminum using LPCVD for the source and drian 
contacts using 
109... $ [(CH3)2CH-CH2]3AL->[ (CH3)2 CH-CH2]2 ALH +(CH3)2C=CH2 at 100 'C 
110... $ Followed by heating step that results to reaction below: 
111... $ [ (CH3)2CH-CH2]2 ALH -> A1+ 3/2 H2 + 2(CH3)C=CH2 
112... Deposition thickness=l Aluminum dx=0.1 Temperat=100 
113... Diffusion NITROGEN Temperat=300 time=60 
114... $ Now let's etch the aluminum away for this region (AA') 
115. . . Etch Aluminum All 
116... $let's grow a layer of oxide on top of this wafer by LPCVD method 
117... $This can be done by: SiH4+02->Si02+2H2 at 500 'C 
Fig. 6.4. Continued 
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118... Deposition Thickness=10 Oxide DX=0.1 teiiiperat=500 
119 ... $ Now we have to etch the oxide away to creat seeding window for 
next 
120... $ layer 
121... Etch Oxide All 
122... $ Now let's gxow a layer of poly-silicon top this layer 
123... $ Using SiH4->2H2+Si at 0.5 torrof pressure using Plasma CVD 
124... Deposition Thickness=l POLYSIL dx=0.1 Teinperat=300 Pressure=l.31e-3 
... + Phosphor=5el9 
125... $ this conclude two complete circuit layer each having a P-layer, a 
n-layer 
126... $ and a shield layer 
127... Print Layer 
128... plot active acceptor 
129. . . plot active donor add color=2 pause 
Input line # 4 
Coefficient data group read 
File: \tma\s3_9002\library\s3cof0 
Date: 18-Apr-95 09:53:40 
Documentation from data file: 
SUPREM-3 Revision 8834 coefficient initialization 
Modifications for new oxidation coefficients 
Warning number 45 detected in line number 29 
The temperature specified was less them 800 degrees Celsius. 
The default diffusion and oxidation coefficients are not reliable 
below this temperatiore. 
Warning number 45 detected in line number 54 
The temperature specified was less than 800 degrees Celsius. 
The default diffusion and oxidation coefficients are not reliable 
below this temperature. 
Warning number 45 detected in line number 88 
The temperature specified was less than 800 degrees Celsius. 
The default diffusion and oxidation coefficients are not reliable 
below this temperature. 
Warning number 45 detected in line number 113 
The temperature specified was less than 800 degrees Celsius. 
The default diffusion and oxidation coefficients are not reliable 
below this temperature. 
1 
3DI simulationfor AA cross section 
and a shield layer 
Material layer information 
Input line # 127 
Fig. 6.4. Continued 
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layer material thickness dx xdx top bottom orientation 
no. (xam) (um) (um) node node or grain size 
2 polysilicon 6.0000 .1000 5.00 909 969 .0019 
1 silicon 3.0000 .1000 .00 970 1000 <100> 
Polysilicon Ratios of Chemical Interior Grain to Total 
Concentrations 
layer 
no. boron phosphorus 
2 9.9988E-01 9.9994E-G1 
Integrated Dopant {#/cm**2) 
layer Net Sum 
no. active chemical active chemical 
2 l.OOOOE+16 l.OOOOE+16 l.OOOOE+16 l.OOOOE+16 
1 1.4750E+11 1.4750E+11 1.4750E+11 1.4750E+11 
sum l.OOOOE+16 l.OOOOE+16 l.OOOOE+16 l.OOOOE+16 
Integrated Dopsint (#/cm**2) 
layer boron phosphorus 
no. active chemical active chemical 
2 9.5000E+10 9.5000E+10 l.OOOOE+16 l.OOOOE+16 
1 O.OOOOE+00 O.OOOOE+OO 1.4750E+11 1.4750E+11 
sum 9.5000E+10 9.5000E+10 l.OOOOE+16 l.OOOOE+16 
Boundary Locations and Integrated Dopant 
Concentrations for Each Diffused Region 
layer region type top bottom net sum 
no. no. depth depth active Qd chemical Qd 
(um) (um) (#/cm**2) (#/cm*»2) 
2 5 n .0000 1.1000 5.0000E+15 5.OOOOE+15 
2 4 P 1.1000 2.0016 4.2542E+10 4.5038E+10 
2 3 n 2 .0016 4.1000 5.0000E+15 5.OOOOE+15 
2 2 P 4.1000 5.0016 4.2541E+10 4.5038E^10 
2 1 n 5.0016 6.0000 4.9960E+10 5.2381E+10 
1 1 n .0000 3.0000 1.4750E+11 1.4750E+11 
*** END SUPREM-3 
Fig. 6.4. Continued 
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SUPREM-3 
Version P, Revision 9002 
Copyright (C) 1985,1986,1987.1988,1989,1990 
Technology Modeling Associates, Inc. 
All Rights Reserved 
Licensed to Iowa State University 
Serial # 0155401845 
17-Aug-95 17:17:10 
Statements input from file bb.sup 
1...  Title 3DI simulationfor BB' cross section 
2... $ We start simulation from the 1st recrystallized polysilicon layer 
3...  $ Let's initilize the substrate to a <100> regular silicon wafer 
4...  $with doping density consentration of 4X10^14 Phosphourous 
Atoms/Cm3 
5...  SInitialize <100> silicon, phosphor=5el4, Thickness=3.0 dx=0.2 
5...  $$let's grow a layer of oxide on top of this wafer by LPCVD method 
7...  $$This can be done by: SiH4+02->Si02+2H2 at 500 'C 
8...  $Deposition Thickness=2 Oxide dx=0.2 t6mperat=500 
9...  $$Now let 's grow a layer of poly-silicon top this layer 
10... $$Using SiH4->2H2+Si at 0.5 torrof pressure using Plasma CVD 
11... $Deposition Thickness=l POLYSIL dx=0.2 Teinperat=300 Pressure=l.31e-
3 
12... $+ Phosphor=5el4 
13... Initialize <100> silicon, Phosphor=5el4, thicJcness=l 
14... $Now it  is time to deposit gate metal using Following reaction 
using LPCVD 
15... $2WF6-t-3Si->3SiF4+2W at 300'CS 0.64 torr 
15. .  .  SBefore doing this we have to define the Tungsten metal for the 
Suprem 
17... $using Material statement 
18... Material Mater.7 Name=Tungsten dx.defau=0.1 N.specie=l 
. . .  + Density=19.3 AT.WT.1=183.85 AT.num.1=74 Abund.l=l 
. . .  + Conducto work.fun=4.6 
19... Deposition thickness=l Mater.7 dx=0.2 Temperat=300 Pressre=l.31e-3 
20... $ let 's grow a layer of oxide on top of this layer by LPCVD method 
21... $ This can be done by: SiH4+02->Si02+2H2 at 500 'C 
22... Deposition Thickness=2 Oxide dx=0.2 temperat=500 
23... $ Let's etch this oxide layer to open for a via 
24... Etch oxide all 
25... $ Let's deposit Aluminum using LPCVD for the source and drian 
contacts using 
26... $ [(CH3)2CH-CH2]3AL->[(CH3)2 CH-CH2]2 ALH +{CH3)2C=CH2 at 100 'C 
Fig 6.5. SUPREM code to analyze BB' cross section 
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27... $ Followed by heating step that results to reaction below: 
28... $ [ (CH3)2CH-CH2]2 ALH -> A1+ 3/2 H2 +• 2(CH3)C=CH2 
29... Deposition thicJaiess=l Aluminiim dx=0.2 Temperat=100 
30... Diffusion NITROGEN Teinperat=300 tiine=60 
31... $let 's gxow a layer of oxide on top of this wafer by LPCVD method 
32... $This can be done by: SiH4+02->Si02+2H2 at 500 'C 
33... Deposition Thickness=10 Oxide dx=0.2 tentperat=500 
34... $============================= end of layer 1 ===================== 
35... $ Now let 's grow a layer of poly-silicon top this layer 
35... $ Using SiH4->2H2+Si at 0.5 torrof pressure using Plasma CVD 
37... Deposition Thickness=l POLYSIL dx=0.2 Teraperat=300 Pressure=l.31e-3 
. . .  + Boron=5el4 
38... $ Now it  is time to deposit gate metal using Following reaction 
using LPCVD 
39... $ 2WF6+3Si->3SiF4+2W at 300'Ct 0.64 torr 
40... Deposition thiclaiess=l Mater.7 dx=0.2 Temperat=300 Pressre=l.31e-3 
41... $let 's grow a layer of oxide on top of this wafer by LPCVD method 
42... $This can be done by: SiH4+02->Si02+2H2 at 500 "C 
43... Deposition Thickness=2 Oxide dx=0.2 teinperat=500 
44. .  .  $ Let • s  Etch the Oxide to provide for via 
45... Etch oxide all 
46... $ Let's deposit Aluminum using LPCVD for the source and drian 
contacts using 
47... $ [ (CH3)2CH-CH2]3AL->[ (CH3)2 CH-CH2]2 ALH +(CH3)2C=CH2 at 100 'C 
48... $ Followed by heating step that results to reaction below: 
49... $ [ (CH3)2CH-CH2]2 ALH -> A1+ 3/2 H2 + 2{CH3)C=CH2 
50... Deposition thiclaiess=l Aluminum dx=0.2 Temperat=100 
51... Diffusion NITROGEN Temperat=300 time=60 
52... $let 's grow a layer of oxide on top of this wafer by LPCVD method 
53... $This can be done by: SiH4+02->Si02+2H2 at 500 'C 
54... Deposition Thickness=10 Oxide dx=0.2 temperat=500 
55... $============================= end of layer 2 ===================== 
56... $ Now let 's grow a layer of poly-silicon top this layer 
57... $ Using SiH4->2H2+Si at 0.5 torrof pressure using Plasma CVD 
58... Deposition Thickness=l POLYSIL dx=0.2 Temperat=300 Pressure=l.31e-3 
. . .  -t- Phosphor=5el9 
59... Slet 's grow a layer of oxide on top of this wafer by LPCVD method 
60... SThis can be done by: SiH4+02->Si02+2H2 at 500 'C 
61... Deposition Thickness=10 Oxide dx=0.2 temperat=500 
63... $Now let 's grow a layer of poly-silicon top this layer 
64... SUsing SiH4->2H2+Si at 0.5 torrof pressure using Plasma CVD 
65... Deposition Thiclcness=l POLYSIL dx=0.2 Temperat=300 Pressure=l.31e-3 
. . .  -t- Phosphor=5el4 
66... $Now it  is time to deposit gate metal using Following reaction 
using LPCVD 
67... $2WF6+3Si->3SiF4+2W at 300'C& 0.64 torr 
68... Deposition thickness=l Mater.7 dx=0.2 Temperat=300 Pressre=l.31e-3 
69... $ let 's grow a layer of oxide on top of this layer by LPCVD method 
70... $ This can be done by: SiH4+02->Si02+2H2 at 500 "C 
71... Deposition Thickness=2 Oxide dx=0.2 temperat=500 
72... $ Let's etch this oxide layer to open for a via 
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73 .  .  .  Stch. oxide all 
74... $ Let's deposit Aluminum using LPCVD for the soxirce and drian 
contacts using 
75... $ [(CH3)2CH-CH2]3AL->[(CH3)2 CH-CH2]2 ALH +(CH3)2C=CH2 at 100 'C 
76... $ Followed by heating step that results to reaction below: 
77... $ [(CH3)2CH-CH2]2 ALH -> A1+ 3/2 H2 + 2(CH3)C=CH2 
78... Deposition thickness=l Aluminum dx=0.2 Teraperat=100 
79... Diffusion NITROGEN Temperat=300 time=60 
80... $lefs grow a layer of oxide on top of this wafer by LPCVD method 
81... $This can be done by: SiH4+02->Si02+2H2 at 500 'C 
82... Deposition Thickness=10 Oxide dx=0.2 teraperat=500 
83... $============================= end of layer 4 ==================== 
84... $ Now let 's grow a layer of poly-silicon top this layer 
85... $ Using SiH4->2H2+Si at 0.5 torrof pressure using Plasma CVD 
86... Deposition Th.ickness=l POLYSIL dx=0.2 Temperat=300 Pressure=l.31e-
. . .  + Boron=5el4 
87... $ Now it  is time to deposit gate metal using Following reaction 
using LPCVD 
88... $ 2WF6+3Si->3SiF4+2W at 300'C& 0.64 torr 
89... Deposition thickness=l Mater.7 dx=0.2 Temperat=300 Pressre=l.3Ie-3 
90... $ let 's grow a layer of oxide on top of this wafer by LPCVD method 
91... $This can be done by: SiH4+02->Si02+2H2 at 500 'C 
92... Deposition Thiclcness=2 Oxide dx=0.2 temperat=500 
93... $ Let's Etch the Oxide to provide for via 
94... Etch oxide all 
95... $ Let's deposit Aluminiim using LPCVD for the source and drian 
contacts using 
96... $ [{CH3)2CH-CH2]3AL->[(CH3)2 CH-CH2]2 ALH +(CH3)2C=CH2 at 100 'C 
97... $ Followed by heating step that results to reaction below: 
98... $ [(CH3)2CH-CH2]2 ALH -> A1+ 3/2 H2 + 2(CH3)C=CH2 
99... Deposition thickness=l Aluminum dx=0.2 Temperat=100 
100... Diffusion NITROGEN Temperat=300 time=50 
101... Slet 's grow a layer of oxide on top of this wafer by LPCVD method 
102... $This can be done by: SiH4+02->Si02+2H2 at 500 'C 
103... Deposition ThicJcness=10 Oxide dx=0.2 temperat=500 
105... $ Now let 's grow a layer of poly-silicon top this layer 
106... 5 using SiH4->2H2+3i at 0.5 torrof pressure using Plasma CVD 
107... Deposition Thic}cness=l POLYSIL dx=0.2 Temperat=300 Pressure=l.31e-
. . .  + Phosphor=5el9 
108... Slet 's grow a layer of oxide on top of this wafer by LPCVD method 
109... $This can be done by: SiH4+02->Si02+2H2 at 500 'C 
110... Deposition Thickness=10 Oxide dx=0.2 temperat=500 
112... $ this conclude two complete circuit layer each having a P-layer, 
n-layer 
113 . . .  $ and a shield layer 
114 .  . .  Print Layer 
115 .  . .  plot chemical 
116. .  .  plot active acceptor add color=3 
117. .  .  plot active donor add color=2 pause 
Fig 6.5. Continued. 
113 
Input line # 13 
Coefficient data group read 
File: \titia\s3_9002\library\s3cof0 
Date: 18-Apr-95 09:53:40 
Documentation from data file: 
SUPREM-3 Revision 8834 coefficient initialization 
Modifications for new oxidation coefficients 
Warning number 45 detected in line number 30 
The temperature specified was less than 800 degrees Celsius. 
The default diffusion and oxidation coefficients are not reliable 
below this temperature. 
Warning number 45 detected in line number 51 
The temperature specified was less than 800 degrees Celsius. 
The default diffusion and oxidation coefficients are not reliable 
below this tempera tiire. 
Warning number 45 detected in line number 79 
The temperature specified was less than 800 degrees Celsius. 
The default diffusion and oxidation coefficients are not reliable 
below this temperature. 
Warning niomber 45 detected in line number 100 
The temperature specified was less than 800 degrees Celsius. 
The default diffusion and oxidation coefficients are not reliable 
below this temperature. 
1 
3DI simulationfor BB' cross section 
and a shield layer 
Material layer information 
Input line # 114 
layer material thickness dx xdx top bottom orientation 
no. (um) (um) (um) node node or grain size 
20 oxide IQ.0000 .2000 .00 516 566 
19 polysilicon 1.0000 .2000 .00 567 572 .0010 
18 oxide 10.0000 .2000 .00 573 623 
17 aluminum 1.0000 .2000 . 00 624 629 
15 Tungsten 1.0000 .2000 .00 630 635 
15 polysilicon 1.0000 .2000 .00 636 641 .0013 
14 oxide 10.0000 .2000 .00 642 692 
13 alimiinum I.0000 .2000 .00 693 698 
12 Txmgsten 1.0000 .2000 .00 699 704 
11 polysilicon 1.0000 .2000 .00 705 710 .0015 
10 oxide 10.0000 .2000 .00 711 761 
9 polysilicon 1.0000 .2000 .00 762 767 .0017 
8 oxide 10.0000 .2000 .00 768 818 
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7 aluminum 1 .0000 .2000 .00 819 824 
e Tiingsten 1 .0000 .2000 .00 825 830 
5 polysilicon 1 .0000 .2000 .00 831 836 
4 oxide 10 .0000 .2000 .00 837 887 
3 aluminum 1 .0000 .2000 .00 888 893 
2 Tungsten 1 .0000 .2000 .00 894 899 
1 silicon 1 .0000 .0100 .00 900 1000 
Polysilicon Ratios of Chemical Interior Grain to Total 
Concentrations 
layer 
no. 
19 
15 
11 
9 
5 
boron 
l.OOOOE+00 
9.9994E-01 
l.OOOOE+00 
l.OOOOE+00 
9.9982E-01 
phosphorus 
l.OOOOE+00 
l.OOOOE+00 
9.9988E-01 
9.9988E-01 
l.OOOOE+00 
Integrated Dopant (#/cm**2) 
layer Net Sirni 
no. active chemical active chemical 
20 0 .  OOOOE+00 0 .OOOOE+OO 0 .OOOOE+OO 0 .OOOOE+OO 
19 5. OOOOE+15 5 .OOOOE+15 5 .OOOOE+15 5 .OOOOE+15 
18 0. OOOOE+00 0 .OOOOE+OO 0 .OOOOE+OO 0 .OOOOE+OO 
17 0. OOOOE+00 0 .OOOOE+OO 0 .OOOOE+OO 0 .OOOOE+OO 
16 1. 3100E-07 1 .3100E-07 1 .310QE-Q7 1 .3100E-a7 
15 -4. 5000E+10 -4 .5000E+10 4 .5000E+10 4 .5000E+10 
14 -5. OOOOE+09 -5 .OOOOE+09 5 .OOOOE+09 5 .OOOOE+09 
13 0. OOOOE+00 0 .OOOOE+OO 0 .OOOOE+OO 0 .OOOOE+OO 
12 1. 3100E-07 1 .3100E-07 1 .3100E-07 1 .3100E-07 
11 4. 9839E+10 4 .9839E+10 4 .9839E+10 4 .9839E+10 
10 1. 6129E+13 1 .6129E+13 1 .6129E+13 1 .6129E+13 
9 4. 9677E+15 4 .9677E+15 4 .9677E+15 4 .  9677E+15 
8 1. 6129E+13 1 .6129E+13 1 .6129E+13 1 .6129E+13 
7 0 .  OOOOE+00 0 .OOOOE+OO 0 .OOOOE+OO 0 .OOOOE+OO 
6 1. 3100E-07 1 -3100E-07 1 .3100E-07 1 .3100E-07 
5 -4. 5000E+10 -4 .5000E+10 4 .5000E+10 4 .5000E+10 
4 -5. OOOOE+09 -5 .OOOOE+09 5 .OOOOE+09 5 .OOOOE+09 
3 0. OOOOE+00 0 .OOOOE+OO 0 .OOOOE+OO 0 .OOOOE+OO 
2 1. 3100E-07 1 .3100E-07 1 .3100E-07 1 .3100E-07 
1 5. OOOOE+10 5 .OOOOE+IO 5 .OOOOE+10 5 .OOOOE+10 
sum 1. OOOOE+16 1 .OOOOE+16 1 .OOOOE+16 1 .OOOOE+16 
Integrated Dopant (#/cm**2) 
layer boron phosphorus 
no. active chemical active chemical 
20 0 .OOOOE+OO 0 .OOOOE+OO 0 .OOOOE+OO 0.OOOOE+OO 
19 0 .OOOOE+OO 0 .OOOOE+OO 5 .OOOOE+15 5.OOOOE+15 
18 0 .OOOOE+OO 0 .OOOOE+OO 0 .OOOOE+OO 0.OOOOE+OO 
17 0 .OOOOE+OO 0 .OOOOE+OO 0 .OOOOE+OO 0.OOOOE+OO 
16 0 .OOOOE+OO 0 .OOOOE+OO 1 .3100E-07 1.3100E-07 
15 4 .5000E+10 4 .5000E-rl0 0 .OOOOE+OO 0. OOOOE+OO 
.0017 
<100> 
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14 5 .OOOOE+09 5 .OOOOE+09 0 -OOOOE+OO 0 .OOOOE+OO 
13 0 •OOOOE+OO 0 .OOOOE+OO 0 .OOOOE+OO 0 •OOOOE+OO 
12 0 .OOOOE+00 0 .OOOOE+OO 1 .3100E-07 1 .3100E-07 
11 0 .OOOOE+OO 0 .OOOOE+OO 4 .9839E+10 4 .9839E+10 
10 0 .OOOOE+OO 0 •OOOOE+OO 1 .S129E+13 1 .5129E+13 
9 0 .OOOOE+OO 0 .OOOOE+OO 4 .9677E+15 4 .9677E+15 
8 0 .OOOOE+OO 0 .OOOOE+OO 1 .5129E+13 1 .6129E+13 
7 0 .OOOOE+OO 0 .OOOOE+OO 0 •OOOOE+OO 0 •OOOOE+OO 
6 0 .OOOOE+OO 0 .OOOOE+OO 1 .3100E-07 1 .3100E-07 
5 4 .5000E+10 4 .5000E+10 0 •OOOOE+OO 0 •OOOOE+OO 
4 5 .OOOOE+09 5 .OOOOE+09 0 •OOOOE+OO 0 •OOOOE+OO 
3 0 .OOOOE+OO 0 .OOOOE+OO 0 •OOOOE+OO 0 •OOOOE+OO 
2 0 .OOOOE+OO 0 •OOOOE+OO 1 .3100E-07 1 .3100E-07 
1 0 .OOOOE+OO 0 .OOOOE+OO 5 •OOOOE+10 5 .OOOOE+IO 
Slim 1 .OOOOE+11 1 •OOOOE+11 1 .OOOOE+16 1 .OOOOE+16 
1 
Boundary Locations eind Integrated Dopant 
Concentrations for Each Diffused Region 
layer region type top bottom net sum 
no. no • depth depth active Qd chemical Qd 
(um) (um) (#/cm**2) (#/cm**2) 
20 • 0000 10.0000 0.OOOOE+OO 0 .OOOOE+OO 
19 1 n .0000 1 . 0 0 0 0  5.0000E+15 5 .OOOOE+15 
18 .0000 1 0 . 0 0 0 0  0.OOOOE+OO 0 .OOOOE+OO 
17 .0000 1 . 0 0 0 0  0.OOOOE+OO 0 .OOOOE+OO 
16 1 n .0000 1 . 0 0 0 0  1.3100E-07 1.3100E-07 
15 1 P • 0000 1 . 0 0 0 0  4.5000E+10 4 .5000E+10 
14 1 P .0000 • 4000 4.9997E+09 4.9997E+09 
13 .0000 1.0000 0.OOOOE+OO 0 .OOOOE+OO 
12 1 n .0000 1.0000 1.3100E-07 1.3100E-07 
11 1 n .0000 1.0000 4.9839E+10 4 .9839E+10 
10 2 n .0000 .6000 1.6128E+08 1.6128E+08 
10 1 n 9.4000 10.0000 1.6129E+13 1.6129E+13 
9 1 n .0000 1.0000 4.9677E+15 4 .9677E+15 
8 1 n .0000 .6000 1.6128E+13 1.612aE+13 
7 
.0000 1.0000 0•OOOOE+OO 0 -OOOOE+OO 
6 1 n .0000 1.0000 1.3100E-07 1-3100E-07 
5 1 P .0000 1.0000 4.5000E+10 4 -SOOOE+IO 
4 1 P .0000 .6000 4.9998E+09 4^9998E+09 
3 .0000 1.0000 0.OOOOE+OO 0 -OOOOE+OO 
2 1 n .0000 1^0000 1.3100E-07 1-3100E-07 
1 1 n .0000 1^0000 5^0000E+10 5-OOOOE+IO 
««* END SUPREM- 3 
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SUPREM-3 
Version P, Revision. 9002 
Copyright (C) 1985,1985,1987,1988,1989,1990 
Technology Modeling Associates, Inc. 
All Rights Reserved 
Licensed to Iowa State University 
Serial # 0155401845 
17-Aug-95 17:41:44 
Statements input from file cc.sup 
1...  Title 3DI simulationfor CC cross section 
2...  $ Let's initilize the substrate to a <100> regular silicon wafer 
3...  $with doping density consentration of 4X10*^14 Phosphourous 
Atoms/Cm3 
4...  Initialize <100> silicon, phosphor=5el4, Thiclcness=3.0 dx=0.1 
5...  $let 's grow a layer of oxide on top of this wafer by LPCVD method 
6... SThis can be done by: SiH4+02->Si02+2H2 at 500 'C 
7...  Deposition Thickness=2 Oxide DX=0.1 temperat=500 
8...  $Now let 's grow a layer of poly-silicon on top this layer 
9...  SUsing SiH4->2H2+Si at 0.5 torr of pressure using Plasma CVD 
10... Deposition Thic]cness=l POLYSIL dx=0.1 Temperat=300 Pressure=l.31e-3 
. . .  + Phosphor=5el4 
11... $ we have to each all the polysilicon from this location 
12... etch Polysili ALL 
13... $Now it  is time to deposit gate metal using Following reaction 
using LPCVD 
14... S2WF6+3Si->3SiF4+2W at 300'C& 0.54 torr 
15... SBefore doing this we have to define the Tungsten metal for che 
Suprem 
16... $using Material statement 
17... Material Mater.7 Name=Tungsten dx.defau=0.1 N.specie=l 
. . .  + Density=19.3 AT.WT.1=183.85 AT.num.1=74 Abund.l=l 
. . .  -I- Conducto work. fun=4 .  6 
18... Deposition thickness=l Mater.7 dx=0.1 Temperat=300 Pressre=l.31e-3 
19... $ we have to etch all the Mater.7 from this location 
20... etch Mater.7 ALL 
21... $let 's grow a layer of oxide on top of this wafer by LPCVD method 
22... $This can be done by: SiH4+02->Si02+2H2 at 500 'C 
23... Deposition Thickness=2 Oxide DX=0.1 temperat=500 
24... $ Let's deposit Aluminum using LPCVD for the source and drian 
contacts using 
25... $ [(CH3)2CH-CH2I3AL->[(CH3)2 CH-CH2]2 ALH +(CH3)2C=CH2 at 100 'C 
* * * 
* it * 
* * * 
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26... $ Followed by heating seep that results to reaction below: 
27... $ [ (CH3)2CH-CH2]2 ALH -> A1+ 3/2 H2 + 2(CH3)C=CH2 
28... Deposition thiclaiess=l Aluminum dx=0.1 Temperat=100 
29... Diffusion NITROGEN Teraperat=300 tinie=60 
30... $ Now let 's etch the aluminum away for this region (AA" ) 
31. .  .  Etch Aluminum All 
32... $lefs grow a layer of oxide on top of this wafer by LPCVD method 
33... $This can be done by: SiH4+02->Si02+2H2 at 500 'C 
34... Deposition Thickness=10 Oxide DX=0.1 temperat=500 
35... $ Now let 's grow a layer of poly-silicon top this layer 
36... $ Using SiH4->2H2+Si at 0.5 torrof pressure using Plasma CVD 
37... Deposition Thickness=l POLYSIL dx=0.1 Ternperat=300 Pressure=l.31e-3 
. . .  + Boron=5el4 
38... $ Now it  is time to deposit gate metal using Following reaction 
using LPCVD 
39... $ 2WF6+3Si->3SiF4+2W at 300'C& 0.64 torr 
40... Deposition thickness=l Mater.7 dx=0.1 Temperat=300 Pressre=l.31e-3 
41... $let 's grow a layer of oxide on top of this wafer by LPCVD method 
42... $This cein be done by: SiH4+02->Si02-t-2H2 at 500 'C 
43... Deposition Thickness=2 Oxide DX=0.1 temperat=500 
44... $ Let's deposit Aluminum using LPCVD for the source and driain 
contacts using 
45... $ [(CH3)2CH-CH2]3AL->[(CH3)2 CH-CH2]2 ALH +(CH3)2C=CH2 at 100 'C 
46... $ Followed by heating step that results to reaction below; 
47... $ [(CH3)2CH-CH2]2 ALH -> A1+ 3/2 H2 + 2(CH3)C=CH2 
48... Deposition thickness=l Aluminum dx=0.1 Temperat=100 
49... Diffusion NITROGEN Temperat=300 time=60 
50... $let 's grow a layer of oxide on top of this wafer by LPCVD method 
51... $This can be done by: SiH4+02->Si02+2H2 at 500 'C 
52... Deposition Thickness=10 Oxide DX=0.1 temperat=500 
53... $ Now let 's grow a layer of poly-silicon top this layer 
54... $ Using SiH4->2H2+Si at 0.5 torrof pressure using Plasma CVD 
55... Deposition Thickness=l POLYSIL dx=0.1 Temperat=300 Pressure=l.3le-3 
. . .  + Phosphor=5el9 
56... Slet 's grow a layer of oxide on top of this wafer by LPCVD method 
57... SThis cam be done by: SiH4+02->Si02*2H2 at 500 'C 
58... Deposition Thiclcness=10 Oxide DX=0.1 temperat=500 
59... $ Now let 's grow a layer of poly-silicon on top this layer 
60... $ Using SiH4->2H2-t-Si at 0.5 torr of pressure using Plasma CVD 
61... Deposition Thickness=l POLYSIL dx=0.1 Temperat=300 Pressure=l.31e-3 
. . .  +  P h o s p h o r = 5 e l 4  
62... $ we have to each all the polysilicon from this location 
63... etch Polysili ALL 
64... $Now it  is time to deposit gate metal using Following reaction 
us ing LPCVD 
65... $2WF6+3Si->3SiF4+2W at 300'C& 0.64 torr 
66... Deposition thiclcness=l Mater.7 dx=0.1 Temperat=300 Pressre=l.31e-3 
67... $ we have to etch all the Mater.7 from this location 
68... etch Mater.7 ALL 
69... $let 's grow a layer of oxide on top of this wafer by LPCVD method 
70... $This can be done by: SiH4+02->Si02+2H2 at 500 'C 
71... Deposition Thickness=2 Oxide DX=0.1 temperat=500 
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72... $ Let's deposit Aluminum using LPCVD for the source and drian 
contacts using 
73... $ [(CH3)2CH-CH2]3AL->[(CH3)2 CH-CH2J2 ALH +(CH3)2C=CH2 at 100 'C 
74... $ Followed by heating step that results to reaction below: 
75... $ [(CH3)2CH-CH2]2 ALH -> A1+ 3/2 H2 + 2(CH3)C=CH2 
76... Deposition thickxiess=l Aluminum dx=0.1 Temperat=100 
77... Diffusion NITROGEN Temperat=30G time=60 
78... $ Now let 's etch the aluminxm away for this region (AA') 
79 .  .  .  Etch Aluminum All 
80... $let 's grow a layer of oxide on top of this wafer by LPCVD method 
81... $This can be done by: SiH4+02->Si02+2H2 at 500 'C 
82... Deposition Thickness=10 Oxide DX=0.1 temperat=500 
83... $ Now let 's grow a layer of poly-silicon top this layer 
84... $ Using SiH4->2H2+Si at 0.5 torrof pressure using Plasma CVD 
85... Deposition Thickness=l POLYSIL dx=0.1 Temperat=300 Pressure=l.31e-3 
. . .  + Boron=5el4 
86... $ Now it  is time to deposit gate metal using Following reaction 
using LPCVD 
87... $ 2WF6+3Si->3SiF4+2W at 300'C& 0.64 torr 
88... Deposition thickness=l Mater.7 dx=0.1 Temperat=300 Pressre=l.31e-3 
89... $let 's grow a layer of oxide on top of this wafer by LPCVD method 
90... SThis can be done by; SiH4+02->Si02-i-2H2 at 500 'C 
91... Deposition Thickness=2 Oxide DX=0.1 temperac=500 
92... $ Let's deposit Aluminum using LPCVD for the source and drian 
contacts using 
93... $ [ (CH3) 2CH-CH2] 3AL->[ (CH3)2 CH-CH2J2 ALH +{CH3)2C=CH2 at 100 'C 
94... $ Followed by heating step that results to reaction below; 
95... $ [ (CH3)2CH-CH2]2 ALH -> A1+ 3/2 H2 + 2{CH3)C=CH2 
96... Deposition thickness=l Aluminimi dx=0.1 Temperat=100 
97... Diffusion NITROGEN Temperat=300 time=60 
98... $let 's grow a layer of oxide on top of this wafer by LPCVD method 
99... SThis can be done by; SiH4+02->Si02 + 2H2 at 500 'C 
100... Deposition Thiclcness=10 Oxide DX=0.1 temperat=500 
101... $ Now let 's grow a layer of poly-silicon top this layer 
102... $ Using SiH4->2H2+Si at 0.5 torrof pressure using Plasma CVD 
103... Deposition Thic)cness=l POLYSIL dx=0.1 Temperat=300 Pressure-1.31e-3 
. . .  +  P h o s p h o r = 5 e l 9  
104... $let 's grow a layer of oxide on top of this wafer by LPCVD method 
105... SThis can be done by: SiH4+02->Si02+2H2 at 500 'C 
106... Deposition Thic]cness=10 Oxide DX=0.1 temperat=500 
107... S this conclude two complete circuit layer each having a P-layer, a 
n-layer 
108 . . .  S and a shield layer 
109... Print Layer 
110... plot active acceptor 
111... plot active donor add color=2 pause 
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Input line # 4 
Coefficient data group read 
File: \tma\s3_9002\librarY\s3cof0 
Date: 18-Apr-95 09:53:40 
Documentation from data file: 
SUPREM-3 Revision 8834 coefficient initialization 
Modifications for new oxidation coefficients 
Warning number 45 detected in line number 29 
The temperatxire specified was less than 800 degrees Celsius. 
The default diffusion cind oxidation coefficients are not reliable 
below this temperature. 
Warning number 45 detected in line niimber 49 
The temperature specified was less than 800 degrees Celsius. 
The default diffusion and oxidation coefficients are not reliable 
below this temperattire. 
Warning number 45 detected in line number 77 
The temperature specified was less than 800 degrees Celsius. 
The default diffusion and oxidation coefficients are not relicible 
below this temperature. 
Warning number 45 detected in line number 97 
The temperature specified was less than 800 degrees Celsius. 
The default diffusion and oxidation coefficients are not reliable 
below this temperature. 
1 
3DI simulationfor CC cross section 
and a shield layer 
Material layer information 
Input line # 109 
layer material thickness dx xdx top bottom 
no. (um) (um) (um) node node 
IS oxide 10.0000 .  1000 .00 175 275 
15 polysilicon 1.0000 .1000 .00 276 286 
14 oxide 10 .0000 .1000 .00 287 387 
13 aluminum 1.0000 .1000 .00 388 398 
12 oxide 2.0000 .1000 .00 399 419 
11 Tungsten 1-0000 .1000 .00 420 430 
10 polysilicon 1.0000 .1000 .00 431 441 
9 oxide 22 .0000 .1000 12.00 442 662 
8 polysilicon 1.0000 .1000 .00 663 673 
7 oxide 10.0000 .1000 .00 674 774 
6 aluminum 1.0000 .1000 .00 775 785 
5 oxide 2.0000 .1000 .00 786 806 
4 Tungsten 1.0000 .1000 .00 807 817 
or grain size 
.0010 
.0013 
.0017 
Fig. 6.6 Continued. 
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3 polysilicon 1.0000 .1000 .00 818 828 .0017 
2 oxide 14.0000 .1000 12.00 829 969 
1 silicon 3.0000 .1000 .00 970 1000 <100> 
Polysilicon Ratios of Chemical Interior Grain to Total 
Concentrations 
layer 
no. boron phosphorus 
15 1 .OOOOE+00 l.OOOOE+00 
10 9 .9994E-01 l.OOOOE+OO 
8 1 •OOOOE+OO 9.9988E-01 
3 9 .9982E-01 l.OOOOE+OO 
Integrated Dopant (#/cm* * 2) 
layer Net Sum 
no. active chemical active chemical 
16 0 .OOOOE+00 0 .OOOOE+OG 0 .OGGGE+OG G .OOOOE+GO 
15 5 .OOOOE+15 5 .GGGOE+15 5 .OGOOE+15 5 .GGOOE+15 
14 0 .OOOOE+00 0 .OOOOE+GO G .OGOOE+GG 0 .GOGOE+00 
13 0 .OOOOE+OO G .OOOOE+OG 0 .GOGGE+00 G .OOGGE+OO 
12 0 .OOOOE+GO 0 .OGGOE+GO 0 .OGOOE+GG G .OGGOE+OG 
11 1 .3100E-07 1 .3100E-07 1 .3100E-07 1 .310GE-07 
10 -4 .7500E+10 -4 .7500E+1G 4 .750GE+10 4 .750GE+10 
9 8 .0518E+12 8 .0618E+12 8 .0668E+12 8 .G668E+12 
8 4 .9839E+15 4 .9839E+15 4 .9839E+15 4 .9839E+15 
7 8 .0645E+12 8 .0645E+12 8 .0645E+12 8 .0645E+12 
6 0 .OOOOE+GO 0 .OOOOE+GO 0 .OOOOE+OG G .OOGGE+OO 
5 0 .OOOOE+00 0 .OOOOE+OG 0 .OGGOE+GO 0 .OOOOE+OG 
4 1 .3100E-07 1 .3100E-07 1 .310GE-G7 1 .31GGE-07 
3 -4 .7500E+10 -4 .7500E+10 4 .7500E+10 4 .75GGE+10 
2 -2 .4904E4-09 -2 .4904E+09 2 .5G95E+09 2 .5G95E+09 
1 1 .4999E+11 1 .4999E+11 1 .4999E+11 1 .4999E*11 
sum 1 . 0000E-rl6 1 .OGOOE+16 1 .OOGGE+16 1 .OOGGE+16 
Integrated Dopant (#/cm'*2) 
layer boron phosphorus 
no. active chemical active chemical 
16 0 .OOOOE+GO 0 .OOGOE+00 0 .OOOOE+GO G •OOGGE+OO 
15 0 .OOOOE+GO G .OOOOE+OG 5 .GOOGE+15 5 .OOGGE+15 
14 0 .OOOOE+OG 0 .OGGOE+OG 0 -OGGOE+GG 0 •OGOGE+OO 
13 0 •OOOOE+GO 0 .OGGOE+GO 0 .OOGOE+00 G .OOGGE+OO 
12 0 .OOOOE+GO 0 .OOOOE+OG 0 .OGGOE+OG 0 .OOGGE+OO 
11 0 •OOOOE+GG 0 .OGGOE+GO 1 .31G0E-G7 1 .3100E-07 
10 4 .7500E+10 4 .7500E+10 0 .OOOOE+GO G .OOGGE+OO 
9 2 .5000E+09 2 .5GG0E+G9 8 .0643E+12 8 .0643E+12 
8 0 .OOOOE+OG 0 .OGOOE+GG 4 .9839E+15 4 .9839E+15 
7 0 .OGOOE+GG G .OOOGE+00 8 .G645E+12 8 .0645E+12 
6 0 .OOOOE+OG 0 .OGGOE+GO 0 .OGGOE+GO G .GGOOE+OO 
5 0 •GOOOE+GO 0 •OOOOE+OO 0 .OOOGE+00 G .OOOOE+OG 
4 0 .OGGOE+GO G .OOOOE+OG 1 .31G0E-07 1 .31GGE-07 
3 4 .7500E+10 4 .75G0E+10 0 .OGGOE+GO 0 .GGOOE+OO 
Fig. 6.6 Continued. 
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2 2.5000E+09 2.5000E+09 9.5070E+06 9.5070E+06 
1 O.OOOOE+00 O.OOOOE+00 1.4999E+11 1.4999E+11 
sum l.OOOOE+11 l.OOOOE+11 l.OOOOE+16 l.OOOOE+16 
Boundary Locations and Integrated Dopant 
Concentrations for Each Diffused Region 
layer region type top bottom net sum 
no. no. depth depth active Qd chemical Qd 
(um) (um) (#/cm-*2) (#/cm'»2) 
16 .0000 10.0000 0.OOOOE+00 0.OOOOE+OO 
15 1 n .0000 1.0000 5.OOOOE+15 5.0000E+15 
14 .0000 10.0000 0.OOOOE+OO 0.OOOOE+OO 
13 .0000 1.0000 O.OOOOE+00 0.OOOOE+OO 
12 .0000 2.0000 0.OOOOE+OO 0.OOOOE+OO 
11 1 n .0000 1.0000 1.3100E-07 1.3100E-07 
10 1 P .0000 1.0000 4.7500E+10 4.7500E+10 
9 2 P .0000 .3000 2 .5023E-K09 2.5023E+09 
9 1 n 21 .7000 22.0000 8 .0568E+12 8.0558E+12 
8 1 n .0000 1.0000 4.9839E+15 4.9839E+15 
7 1 n .0000 .3000 8 .0648E+12 8.0648E+12 
6 .0000 1.0000 0.OOOOE+OO 0.OOOOE+OO 
5 .0000 2.0000 0.OOOOE+OO 0.OOOOE+OO 
4 1 n .0000 1.0000 1.3100E-07 1.3100E-07 
3 1 P .0000 1.0000 4.7500E+10 4.7500E+10 
2 2 P .0000 .3000 2.5008E+09 2.5008E+09 
2 1 n 13 .7000 14.0000 9.5038E+0S 9.5040E+06 
1 1 n .0000 3.0000 1.4999E+11 1.4999E+11 
END SUPREM-3 
Fig. 6.6 Continued. 
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s.oo 2.00 i.oo 
Fig. 6.7 The AA cross section generated by SUPREM 
0.0 10.0 20.0 30.0 40 . 0 SO.O Dutana» CMicraas) 60.0 70.0 
Fig. 6.8 The BB' cross section generated by SUPREM 
123 
O.O 10.0 20.0 30.0 40.0 
Distance (Micrc 
SO.O 60.0 
Fig. 6.9. The CC cross section generated by SUPREM 
6.3. Verification of the device using computer simulations 
Although, we calculated the work equations of the proposed device in closed form; 
computer simulation of the gate semiconductor region may provide us better insight into the 
device. 
The equation that governs this system are: 
V-cD = -^ Eq. 6.1 
e 
p = qi'p-n + T) E q .  6 . 2  
dp 
+  E g -  6 . 3  
dn 
dx 
K = - ^ D —  +  q ^ ^ n —  E g .  6 . 4  
CfJC C fX 
J = J„+J, E q .  6 . 5  
dp I ^Jp 
dt q 3k 
dn _ 1 
dt q dx 
R E q .  6 . 6  
- R  E q .  6 . 7  
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In the above set of equations n and p are respectively the electron and hole concentrations, F is 
the net concentration of impurity atoms, and the R is the steady state recombination factor. 
Utilizing Finite Difference Method (FDM)!^"^^! this sets of equations can be solved 
numerically.This process is explained in detail in Figs 6.10 to 6.17. Also, Fig. 6.18 
and 6.19 present PASCAL programs that coded these algorithms. 
Software Environment 
Laverl 
Mesh Generator 
Laver 2 
Ener^ Band Calculator 
Layer 3 
Graph the data 
Fig. 6.10. The software modules. Module 1 generates the points and the mesh for the 
Module 2. Module 2 reads in the mesh generated by module 1 and calculates 
the electric field. Module 3 graph this calculated points. 
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The mesh generator program 
Call the security procedure 
i. 
Get the overall mesh size from the 
user 
I 
Ask the user to choose between one of the following options: 
1) To specify "known" boundary points: 
2) To Specify the semiconductor's placement: 
3) To Specify Neuman Boundary condition. 
4) To quit the program. 
5) To See sample mesh layout. 
If 1 If 2 
/7 ^ Call the known points 
generator procedure 
If3 
// Call the Neuman^\ 
points generator 
pnxedurc 
the unknown^ 
points generator 
procedure 
1 
If4 
^ 
Call the help 
procedure 
L 
Fig. 6.11. The flow chart for mesh generator program. This program generates 2 files that 
will be used by the next layer to calculate the electric potential. 
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Procedure Security 
Star t  
Ask for password 
Get the password 
not correct 
Check the password 
End 
6.12. To prevent from unauthorized use of this program a procedure for checking 
password using the above algorithm is added to the program. 
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l„Sta^ Procedure Known point generator 
Open knownpts file M write in "knwnpts" file the matrix size 
Write boundary points, their Ref point, 
and their potential in "knownpts" file. 
Print boundary points, their Ref point, 
and their potential on screen 
Yes Ask if there are more known boundary points 
No 
Ask for Ref. Node 
Get Ref. Node 
Get the known 
boundary points 
Close "knownpts" file I 
—r 
^ Write -1 in "knownpts" file. ^ 
? 
Fig. 6.13. Procedure for generating the known points. 
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Procedure Unknown point generator 
Open "unkwpts" file 
f 
Get the mesh size 
• 
Write the mesh size in the "unicwpts" file 
Get Che intrinsic electron concentration of the semiconductor material 
Get the location of this semiconductor on the mesh 
€ 
Get the relative permitivity of the semiconductor material 
c Get the doping density of this semiconductor material 
3 
J 
C Get the energy gap of the semiconductor material J 
f Print on the screen the point number, its neighbours, intrinsic electron concentration, relative permitivity. doping density around it, and its energy gap for each point. 3 
Write in the "unkwpts" file the point number, its neighbours, intrinsic electron 
concentration, relative permitivity. doping density around it, and its energy gap for 
each point. 
Yes 
points wants 
Close "unkwpts file 
^ Write -1 "unkwpts" fil^ 
Fig. 6.14. Procedure for generating the unknown points. 
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Open "unkwpts" file Open "new" file ' ^Mfile excepts the last line. 
hi Close new file 
i f  this 
Fransfer "unkwpts" file to "new' 
H Reopen unkwpts" file Transfer "new" file to "unkwpts" file. IT Reset "new" file 
Find out which side is J 
Get the intrinsic electron concentration of the semiconductor material 
Get the location of this semiconductor on the mash 
Get the relative permitivity of the semiconductor material 
c Get the doping density of this semiconductor material J 
c Get the energy gap of the semiconductor material 1 
• Prt 
• per 
int on the screen the point number, its neighbours, intrinsic electron concentration, 
mitivity. doping density around it. and its energy gap for each point. If one 
e is empty repeat the other side. 
Write in (he "unkwpts" file the point number, its neighbours, interensic electron 
concentration, relative permitivity. doping density around it. and its energy gap for 
each point. If one side is empty repeat the other side. 
Ask if the user wants to input more semiconductor points" 
No 
Wnte -1 at the end 
of the file Close "unkwpts" file 
Fig. 6.15. Procedure for generating Neuman points. 
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Open the "knwnpts" 
file 
Read the matrix size 
fn)m "knwnpts" file 
Dynamically allocate 
memory for each 
member of this matrix 
Initialize each member 
of this matrix to zero 
Place the information about 
die points in the file 
"unkwpts" on the memory 
T 
1 Open the "unkwpts" 
file 
^ Place die information about 
die points in the file 
"knwnpts" on die memory • 
Gose die 
"knwnpts" file 
<— 
Prompt the user for % 
accuracy he would like H 
Set the vanable for 
Vfax.change to zero 
Set Max value of the 
matrix to zero 
• 
Close die 
unkwpts" file 
For all the points given in 
"knwnpts" apply die 
potential difference to the 
matrix 
For all the pomts given in unknown function 
save the current value in the old variable 
calculate die Surrounding or S of V: 
S=(sum of die potential of die points around it)/mesh_size^2+q*D/Es 
Then if £)=0 die potenual in die point can be calculated as; 
X[i]=(S 'grid.size^ZyZ 
odierwise call inverse.function to calculate die potential at diis point: 
X[i]=inverse_ftinction(...) 
find the absolute value of difference between Current value of X[i] and it's old 
value, if diis value is greater dian max_change put it in max change. 
Also, if X[i] is greater dian Max value put it in Max value 
Calculate Max percent 
change firom previous 
calculation 
Print Max percent change 
to die screen 
Open die "graph" file 
requested 
Write die matrix of die 
potentials in die "graph" 
file for ploting. 
Close die "graph" file 
Fig. 6.16. The energy program calculates the potential using FDM analysis. 
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[nverse F Function 
I Start 
Get following values 
from the function call 
F_of_x,qJ^i.Es.Vt. 
Mash.size 
Return Value of V 
r 
f Set old_V to zero | old v=v If Absolute value of v-old - v is 
less than le-3 
Set V to 1 
I Calculate: v=(F_of_x+DF(v.qJ4i.Es.Vt.Mesh_size)*V-F(v,qJ*Ji.Es.VtMash_size))/DF(v,qJNIi.Es,Vt,Mash_size) J 
F Function 
f 
^enSnowin^Talue^ 
from the function call 
V.qJ<i.Es,Vt, 
Mesh_size 
Return Value of F 
Calculate: — 
F=(2*V)/(Mesh_sizc*Vlesh_sizeH-(q*Ni/Es)*(Exp(VA^t)-Exp(-(VA''t))) J 
DF Function 
Get tollowing values 
from the function call 
V.q.Ni^Es.Vt. 
Mesh_size 
c 
1 
Return Value of DF 
Calculate: 
DF^2)/(Mesh_size*Mesh_size)+(q*Ni/(Es"'VtJ)*(Exp(V/Vt)-Exp(-(VA/'t))) ] 
Fig. 6.17. Several functions needed for Energy program to work. 
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program data generator (input. outpuc) ;  
var 
row,col,i: integer; 
procedure seciirity; 
var 
id:string; 
match:boolean ;  
begin 
repeat 
Write("Enter your designated id? '); readlnCid) ;  
match:= id = "t.p.EES13'; 
if (not (match) ) then writeln{'Wrong. . .  .  be my cruest. Try again!') ;  
until(match); 
end; 
procedure known point generator(col, Matrix_size:integer); 
var 
knwnpts:text; 
v:real; 
ref ference_node, end_i, end_j ,  start_i, start_j , i ,  j , point_number: integer; 
answer:char; 
begin 
ASSIGN(KNWNPTS,'KNWNPTS'); 
Rewrite (KNWNPTS) ;  
writeln(KNWNPTS,col, '  ' ,matrix_si2e); 
write('Enter refference node' 's row and col: '); 
readln (i, j  ) 
refference_node:=j +matrix_size*(i-1); 
WRITELN( 
answer:='y'; 
Repeat 
WRITELN; 
WRITELN('Get ready to enter known points (Boimdery condition}'); 
writeln; 
write('Enter starting row to ending row with space in between them: 
' ) ; 
readln(s tart_i,end_i); 
write ( 'Enter starting col to ending col with space in between them: 
• ) ; 
readln(start i,end i ) ;  
write('Enter potential (voltage) on these nodes: '); 
readln(v); 
writeln('These values are generated.'); 
writeln; 
writeln('Point Number refference_node Value of the Voltage'); 
writeln(' '); 
for i:=start_i to end_i do 
for j;=start_j to end_j do 
begin 
Fig. 6.18. A Pascal program for generating the semiconductor mesh that later will be 
analyzed by the Energy (Listing 6.5) program. 
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point_nuinber :=j+matrix_si2e* (i-1) ;  
writeln(KNWNPTS,point_nxiinber, '  '  ,refference_node, '  '  ,  v) ;  
writeln( '  '  ,  point_nuinber: 5, ref ference_node: 15, '  '  ,  v) ;  
end; 
write ("Do you have more Boxmdery Nodes that have not enter yet? '); 
readln (cinswer) ;  
until ( (answer = 'N') or (answer = 'n')); 
po int_nuinber: = -1 ; 
writeln(KNWNPTS,point_number, • ' ,refference_node, ' '  ,v); 
Close(knwnpts); 
end; 
procedure unknown_point_generator (matrix_size: integer) ;  
Var 
Eg.Ni,Er,v,h:real; 
s tart i  , end i  , s tart_i, end_i, i ,  j »Po int_nuinber, e, n, w, s :  integer; 
ONKWPTS:text; 
answer:char; 
begin 
ASSIGN(UNKWPTS,'UNKWPTS'); 
Rewrite(UNKWPTS); 
WRITELN( 
WRITELN; 
WRITELN("Get ready to enter the unknown points '); 
writeln; 
write('What is the mash size? ' ) ;  
readln(h); 
writeln(UNKWPTS,h) ;  
answer:='y'; 
Repeat 
Write ( 'Enter Ni (interensic electron concentration) [e/Ciii3] '  ) ;  
readln(Ni); 
write('Enter starting row to ending row with space in between them: 
• ) ; 
readln(s tart_i,end_i); 
write('Enter starting col to ending col with space in between them: 
• ) ; 
readln(start i,end_j ); 
write ("Enter reletive permitivity of this space [no units]: '); 
readln(Er); 
write('Enter the doping density in this space (+ for acceptor Na) 
: •) ; 
readln(v); 
write( 'Enter Energy gap of your semiconductor (ev) :  '  ) ;  
readln(Eg); 
writeln('Point_number e w D Er Ni 
Eg • ) ;  
writeln( '  
For i:=start_i to end_i do 
Fig. 6.18. Continued. 
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for j:=scart_j to end i  do 
begin 
point_mjniber: = j  +matrix_size* (i-1) ;  
e:=point_number+l; 
w: =point_nuinber-l; 
writeln(UNKWPTS, Point_nxiinfaer, '  '  ,e, '  '  ,w, '  '  ,Ni, '  '  ,v, '  '  ,Er, ' 
write ( • Do you have more Boiindery Nodes that have not enter yet? ' ) ;  
readln(answer) ;  
until((answer = 'N') or (answer = 'n')); 
point_nuinber: = -l ; 
writeln (UNKWPTS, Point_niimber, • ' ,e, '  '  ,w, '  ' ,Ni, '  ' ,v,Er, '  ' ,Eg); 
close(UNKWPTS); 
end; 
procedure neuman point generator(matrix size:integer); 
Var 
Ni, Er, V, h. Eg:real; 
s tart_J , end_j , s tart_i, end_i, i ,  j , po int_number, e, n, w, s :  integer; 
ie, en, iw, is :integer; 
new,UNKWPTS:text; 
answer:char; 
ASSIGN(UNKWPTS,'UNKWPTS'); 
Reset(UNKWPTS); 
assign(new,'new') ;  
rewrite(new); 
readln(UNKWPTS,h) ;  
writeln(new,h); 
repeat 
readln(UNKWPTS, Point_number,e,w,Ni, v, Er, Eg) ;  
writeln(new,Point_nuinber, '  ' ,e, '  ' ,w, ' ' ,Ni, '  ' ,v, ' ' ,Er, ' ' ,Eg); 
u n t i l ( p o i n t _ n u m b e r  <  0 ) ;  
close(new); 
close(UNKWPTS); 
reset(new); 
rewrite(UNKWPTS) ;  
readln(new,h); 
writeln(UNKWPTS,h) ;  
readln(new, Point_number,e,w,Ni,v,Er, Eg) ;  
repeat 
writeln(UNKWPTS,Point_nuinber, '  ',e,' ' , w ,  '  ' , N i , '  ' , v ,  '  ' , E r , '  ' , E g ) ;  
readln (new, Point_n\imfaer, e, w, Ni, v, Er, Eg) ;  
until(point_number < 0); 
close(new); 
WRITELN( 
WRITELN; 
WRITELN('Get ready to enter the neuman points '); 
• , E g ) ;  
write (Point_nuinber: 7, • 
writeln( '  ' ,v:6, '  
' , e : 5 , '  ' , w : 5 ) ;  
• , E r : 6 : 2 , •  ' ,  N i : S , '  ' , E g : 5 : 2 ) ;  
End 
begin 
Fig. 6.18. Continued. 
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wriceln; 
answer:='y'; 
Repeat 
ie:=0; 
iw:=0; 
en:=0; 
is:=0; 
write ( 'Is this a comer? '); readln (answer) ;  
case answer of 
•y , 'Y' :  i:=0; 
• n '  , ' N '  :  i : = l ;  
end; 
repeat 
i  :=i+l; 
write('Which side sides is/are empty e or w (one at a time)? ' ) 
readln(answer); 
case answer of 
'E', 'e '  :  ie:=-2; 
' W  ,  ' W  :  i w : = 2 ;  
' s ' , ' S '  :  i s : = 2 * m a t r i x _ s i z e ;  
' n ' , ' N '  :  e n : = - 2 * m a t r i x _ s i z e ;  
end; 
until ( i  =2) ;  
Write ("Enter Ni (interensic electron concentration) [e/Cm3 ] ') ; 
readln(Ni); 
write('Enter Energy gap(ev) : '); 
readln(Eg); 
write ( 'Enter starting row to ending row with space in between them: 
• ) ; 
readln(start_i,end_i); 
write('Enter starting col to ending col with space in between them: 
• ) ; 
readln(start_j,end_j); 
write('Enter reletive permitivity of this space '); 
readln(Er); 
write ( 'Enter the doping density in this space (+ for acceptor Na) 
: • ) ; 
readln(v); 
writeln ( '  Point_number e w D Er Ni 
Eg • ) ;  
writeln(' 
• ) ; 
For i:=start_i to end_i do 
for j:=start_j to end_j do 
begin 
point_number:=j+matrix_size*(i-1) ;  
e:=point_number+l+ie; 
w: =point_number-1 + iw; 
writeln(UNKWPTS,Point_number, '  ' ,e, '  ' ,w. '  ' ,Ni, '  ' ,v, '  ' ,Er, '  
• , E g ) ;  
Fig. 6.18. Continued. 
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write (Point_nuinber: 7, • ' ,6:5, '  ' ,  w: 5) ;  
w r i t e l n ( '  ' , v : 6 , '  • , E r : 6 : 2 , '  ' , N i : 6 , '  ' . E g ) ;  
End; 
write ('Do you have more Boundery Nodes that have not enter yet? '  ) ;  
readlnCanswer) ;  
untiK (answer = 'N') or (answer = 'n')); 
point_ntiinber: = -1 ;  
writeln(DNKWPTS, Point_number, '  "je," '  ,w, '  '  ,Ni, '  '  ,v, '  ".Er, '  ' ,Eg); 
close(DNKWPTS); 
end; 
procedure help; 
begin 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
wricein 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
writeln 
configureation ' ) ;  
writeln(' 
Note:row or col mjmbering start from 1. 
North 
a 
s 
t  
^f=f=f=f=f=f=f=f=f=fv 
w - Vf=f=f=f=/=f=f=f=f=fv 
e .  vf=f=j=j=j=f=f=f=f=jY 
s r  .  Vf=/=j=/=j=j=f=j=f=/¥ 
t  o  .  V r = f =j= f =f= f =/=f=j=fY 
w 3 Vj=:=f=f=f=f=f=f=f=fY 
2 V/=T=/=f=/=/=/=f=f=fY 
1 f:  f;  f f  i /If  
I 2 3... a 0 
col 
South 
Make sure to incloud refference point in the mash 
Fig. 6.18. Continued. 
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wriCeln(' 
writeln(' Press any key Co continue. 
readln; 
end; 
begin 
writelnC ' •***•***••«***«*«*******•**««•******••*•»«•«*••*«•««»«' ) 
writeln; 
writeln; 
writeln(' Well Come To Babak' 's Preprocessor'); 
writeln(' Program '); 
writeln; 
writeln; 
writeln; 
security; 
writeln( 'How many row & col do you have in your matrix? '  ) ;  
writeln ("Put space between row and col when you entering them' ); 
r e a d l n ( r o w ,  c o l ) ;  
repeat 
for i:=l to 60 do writeln; 
writeln{ ' •«***•***•••***•*****•»«•***»«•«•****«**•••**••*«•»•»««' ) 
writeln; 
writeln; 
writeln(' Well Come To Babak' 's Preprocessor'); 
writeln(' Program') ;  
writeln; 
writeln; 
writeln; 
writeln(' Please choose one of the following: '); 
writeln(' 
writeln(' 1) To spacify the "known" points. 
writeln(' 
writeln(' 2) To the Mash' 's configuration "known points", 
writeln(' 
writeln(' 3) To spacify the Neuman Boundery condition, 
writeln(' 
writeln(' 4) To quit the Program. 
writeln(' 
writeln(' 5) To see the sample mash layout. 
writeln(' 
writeln(' 
write('Choose between 1-5 ?'); 
readln(i); 
case i  of 
1 : known point generator(row.col); 
2 :  unknown_point_generator(col); 
3 :  neuraan_point_generacor (col) ;  
4 :  writeln(' Good Bye!'); 
5 :  help; 
end; 
until(i = 4); 
end. 
Fig. 6.18. Continued. 
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{ BaEsma Allaha Rahmana Rahim } 
program Finite_dif f erence_methode_for_semiconduct:ors (input, output) ;  
type 
matr ix_po inter='^matrix ; 
matrix=record 
V:real; 
Eg:real; 
next_matrix_poincer: matrix_po inter ; 
end; 
unknown_matrix_pointer='^unknown_conf ig ; 
unknown_conf ig=record 
point_no :matrix_pointer ;  
e:matrix_pointer; 
w: matr ix_pointer ;  
D:real; 
Ni:real; 
Es:real; 
next_unknown_po inter: unknown_matrix_po inter ;  
end; 
Icnown_matrix_pointer='^lcnown_conf ig; 
Icnown_config=record 
high:matrix_pcinter; 
low: matrix_pointer; 
di f:real; 
next_known_pointer: known_matrix_pointer; 
end; 
s e t _ n o _ l = ' e ' . . ' w ' ;  
Const 
Eo=8.85e-14; {farads/cm} 
q=1.6e-19; {columb} 
Vt=0.0259; {volts KT/q} 
before runing the program make sure to change matrix size co correct 
value 
the correct vale is the total number of points you have, also 
generate two input 
files called KNWNPTS and UNKWPTS and end these files with negative 
value for the point number in the UNKWPTS give the mash size first 
thing 
sample for known points file sample for unknown points file 
# of rows # of col 
h i g h  p t # ,low pt#,pot dif(V) mashsize [should be real] 
pointnumber, e, w, Ni, Doping, Density, Er, Eg 
-something -something 
Fig. 6.19. Following Pascal program reads the files generated by Prepro program (Listing 
6.4) and calculates the potentioals (ie. Energies in verious points of the 
semiconductor) 
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Var 
UNKWPTS, KNWNPTS, GRAPH: TEXT ; 
Sranding, Abs_Change, Abs_x, grid_Size: real ; 
Ni:real; {electron/Cm3 interensic density of electrons} 
Es:real; {total dielectric constant.} 
D:real; { Doping density + for acceptor and - for doner } 
Old, V,Max_x,Max_Change, Change, Acceleration,percent_prs_req. Error, L, suml, sum 
2 :real; 
Er:real; { realative dielectric constant at each point} 
i,n, s, w, e, j , coxmter: integer; 
high, low, row, col, matrix_size: integer; 
Eg,Ef,Ei, Ev, Ec,dif:real; 
X:array [set_no_l] of real; 
start_Icnown_pointer, CTirrent_known_pointer: known_matrix_pointer; 
start_unknown_pointer, current_unknown_po inter: unlcnown_matrix_pointer; 
start_matrix_pointer, current_matrix_pointer :matrix_pointer; 
Here is the founction to calculate the inverse of 
F(X) 
J 
Function Inverse_F (F_of_x, q,Ni, Es, Vt,Mash_size:Real) :Real; 
var 
old_v:real; 
Function F(V,q,Ni,Es,Vt,Mash_size:Real) :Real; 
begin 
F: = {2*V) / (Mash_size*Mash_size) + (q'-Ni/Es) * (Exp (V/Vt) -Exp (- (V/Vt) ) ) ; 
end; 
Function DF(V,q,Ni,Es,Vt,Mash_size:Real):Real; 
begin 
DF: = (2) / (Mash_size*Mash_size) + (q*Ni/ (Es'Vt) ) * (Exp (V/Vt) +Exp ( -
(V/Vt))); 
end; 
begin 
OLD_V;=0; 
V:=l; 
While(Abs( old_v-v) > le-3) do 
begin 
old_v:=v; 
V: = (F_of_x + DF(V, q,Ni,Es,Vt.Mash_size)*V -
F(V,q,Ni,Es,Vt,Mash_size) 
)/ DF(V,q,Ni, Es,Vt,Mash_size); 
end; 
Inverse_F:=V; 
End; 
Main body of program starts here 
************************* 1 
Fig. 6.19. Continued. 
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Begin 
assign(knwnpts,'knwnpts'); 
reset(knwnpts); 
readln(knwnpts,row,col); 
inatrix_size: =row*col ; 
new(start_matrix_pointer); 
current_inatrix_po inter: =start_matrix_pointer ; 
{ 
Forming the matrix and initating it to zero 
} 
for i:=2 to matrix_size do 
begin 
ciirrent_matr ix_pointer. v: =0 ; 
new (current_matrix_poincer'^ .next_matrix_pointer) ; 
current_matrix_pointer :=ciirrent_matrix_pointer'^. next_matrix_pointer ; 
end; 
{ 
matrix is formed now 
*******•*•*•****•*••*••*• 
} 
current_matrix _pointer'^. next_matrix_pointer: =nil ; 
{ We are reading all the known or Dirichlet points} 
new(start_known_pointer); 
current_known_pointer:=start_known_pointer; 
readln (knwnpts, high, low,dif) ,-
while(high>0) do 
begin 
current_matrix_pointer:=start_matrix_pointer ; 
For i:=2 to high do 
begin 
current_matrix_pointer: =current_matrix_pointer'^. next_matrix_pointer ; 
end; 
current_known_pointer'^. high: =current_matrix_pointer; 
current_matrix_pointer:=start_matrix_pointer; 
For i: =2 to low do 
begin 
current_matrix_poincer: =current_matrix_pointer'^ .next_matrix_pointer; 
end; 
current_known_poincer^.low:=current_matrix_pointer; 
current_known_pointer'^ .dif: =dif; 
readln(lcnwnpts,high, low,dif) ; 
if (high>0) then 
begin 
new (current_known_pointer'^ .next_known_pointer) ; 
Fig. 6.19. Continued. 
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currenC_known_pointer: =currenc_}aiown_pointer'^. next_known_pointer ; 
end; 
end; 
CTxrrent_known_pointer'^. nexC_known_pointer: =nil ; 
current_inatrix_po inter: =s tar t_raatrix_po inter ; 
close(knwnpts); 
{ We rad. all the known or Dirichlet points} 
{ readig the unknown points } 
new(start unknown pointer); 
current_unknown_pointer: =s tar t_unknown_po inter ; 
assign (UNKWPTS, 'unkwpts ' ) ; 
reset(unkwpts); 
readln(unkwpts,grid_size) ; 
readln(unkwpts, i, e, w,Ni,D, Er, Eg) ; 
ciirrent unknown pointer^ . D: =D ; 
current_unknown_pointer^. Ni: =Ni ; 
current imknown pointer"^. Es : =Er*Eo ; 
high:=i; 
current_iaatrix_po inter: =start_matrix_pointer ; 
For j:=2 to high do 
begin 
current_matrix_pointer: =current_inatrix_pointer'^. next_matrix_pointer 
end; 
c\irrent_unknown_pointer'^. point_no: =current_matrix_pointer ; 
current_matrix_pointer. Eg: =Eg; 
high:=e; 
current_matrix_pointer :=start_matrix_pointer; 
For j:=2 to high do 
begin 
current_matrix_pointer; =current_matrix_pointer^ .next_matrix_pointer ; 
end; 
current_unknown_pointer'^ .e: =current_inatrix_pointer; 
high:=w; 
current_matrix_pointer: =start_matrix_pointer; 
For j:=2 to high do 
begin 
current_matrix_pointer: =current_matrix_pointer'^. next_matrix_pointer; 
end; 
current_unknown_pointer'^.w: =current_matrix_pointer; 
readln(unkwpts, i, e, w, Ni, D, Er, Eg) ; 
while (i > 0) do 
begin 
new(current_unknown_pointer.next_unknown_pointer) ; 
current_unknown_po inter: =current_unknown.pointer'^. next_unknown_po inter; 
current_unknown_pointer'^. D: =D; 
Fig. 6.19. Continued. 
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c'urrent:_unknown_pointer'^ .Ni: =Ni ; 
cxirrenC_unknown_poincer'^. Es: =Er*Eo ; 
high:=i; 
current_macrix_pointer: =start_inacrix_po inter ; 
For j:=2 to high do 
begin 
c-urrent_matrix_pointer: =current_matrix_pointer'^ . next_matrix_pointer ; 
end; 
current_unknown_pointer'^. point_no: =ciirrent_matrix_pointer ; 
cxirrent_matrix_pointer'^. Eg: =Eg ; 
high:=e; 
current_niatrix_po inter: =start_matrix_pointer ; 
For j:=2 to high do 
begin 
c'urrent_matrix_po inter: =current_inatrix_po inter. next_matrix_po inter ; 
end; 
ciirrent_unknown_pointer'^. e: =current_matrix_pointer; 
high:=w; 
current_matrix_pointer: =start matrix pointer; 
For j:=2 to high do 
begin 
current_matrix_pointer: =current_matrix_pointer^ . next_matrix_pointer; 
end; 
current_unlaiown_pointer. w: =ctirrent_matrix_pointer; 
readln (unkwpts, i, e, w,Ni, D, Er, Eg) ; 
end; 
cxirrent_unknown_pointer. next unknown pointer: =nil; 
close(unkwpts); 
{ 
End of file reading 
*•*****•********«•***•* 
} 
write( 'Enter accuracy: ' ) ;readln(percent_prs_req) ; 
Acceleration:=1; 
Repeat 
Max_X:=0; 
Mcix_Change; = 0; 
current_known_po inter: =s tar t_known_po inter; 
while (current_known_pointer <> nil ) do 
begin 
current_known_pointer^ . high"^. v: =current_known_pointer'^. low'^. v + 
current_known_pointer^ .dif; 
current_known_pointer: =current_known_pointer. next_known_pointer; 
end; 
current_unknown_pointer: =s tart_unknown_po inter; 
while (current_unknown_pointer <> nil ) do 
begin 
X[ ' i ' ] : =current_unknown_pointer'^ .point_no'^. v; 
X['n-]:=0; 
X [' e' 1 : =current_unknown_pointer'^. e'^. v; 
X [ ' w' ] : =current_unknown_pointer'^. w'^. v; 
X [ • s ' ] : = 0 ;  
Fig. 6.19. Continued. 
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Es: =current_unknown_po inter. Es ; 
D: =currenC_unknown_po inter. D ; 
Ni: =current_unknown_po inter. Ni ; 
old:=x['i']; 
Sranding:=(X['e"]+X['n']+X['W]+X['s'])/(grid_Size*grid_Size)+ 
q*D/Es; 
IF(D=0) THEN 
X[ • i '  ] :=SRANDING*GRID_SIZE*GRID_SIZE/2 
ELSE 
X[•i']:=Inverse_F(Sranding,q,Ni,Es,Vt,grid_Size) ; 
Change:=x['i']-Old; 
X['i•]:=01d+Acceleration*change; 
Abs_Change: =Abs (Change) ; 
Abs_x:=Abs(X['i']); 
If Abs_Change >Max_Change then Max_Change: =Abs_Change; 
If Abs_x >Max_X then Max_X: =Abs_x; 
current_unknown_pointer'^ .point_no'^. v: =X[' i ' ] ; 
current_unknown_pointer:=c\irrent_unknown_pointer'^. next:_unknown_pointer ; 
end; 
Error: = 100 *Max_change/Max_x; writeln (error) ; 
Until(error< percent_prs_req); 
Now our matrix is evaluated so we can start pripareing the data for 
ploting. 
current_known_pointer: =start_known_pointer ; 
while (current_known_pointer <> nil ) do 
begin 
current_known_pointer'^ .high'^. v; =c\irrent_known_poincer'". low'^. v + 
current_known_pointer. di f ; 
current_known_pointer: =current_known_pointer'^. nexc_known_pointer ; 
end; 
assign(graph, 'graph') ; 
REWRITE (GRAPH); 
wriceln(graph,'D rO yl g2 rO'); 
WRITELN(GRAPH, ' ' ,matrix_size, ' 4 '); 
current_matrix_poincer: =scart_matrix_pointer; 
Ef:=4.5; 
d:=0 .0; 
repeat 
d:=d+0.1; 
Eg:=current_matrix_poincer^.Eg; 
Ei: =Ef-current_matrix_pointer'^. v; 
Ev:=Ei-Eg/2; 
Ec:=Ei+Eg/2; 
writeln(graph,d:5:2,' ',Ec,' ',Ei,' •,Ef,' ',Ev); 
current_matrix_pointer: =current_taatrix_pointer'^ .next_matrix_pointer; 
Until( current_matrix_pointer=nil); 
Close(GRAPH); 
End. 
Fig. 6.19. Continued. 
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E (Electron Volts) 
5.62 
Band Gap Space-Energy Dig. 
5.3 
4.97 
4.65 
4.33 
0.1 0.48 0.86 1.24 1.62 2 
distance (microns) 
Fig. 6.20. An ohmic contact using on P-type semiconductor verified by this simulation 
program. 
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7. EXPERIMENTAL VERIFICATION OF INTER-LAYER SHIELD 
To verify the theoretical results obtained in previous sections, it was decided to 
devise an experiment and test the effectiveness of our shield. To accomplished this task, given 
the means available to me, I decided to use double sided polished silicon wafers for the base 
material. 
Two sets of double sided polished silicon wafers of the same thickness and similar 
characteristics were selected. The wafers used in this experiment were all n-type with bulk 
resistivity of 4 to 8 Ohm-cm. The structures in Fig. 7.1 A and 7.1 B were fabricated on sets A 
and B respectively. It can be observed from Fig. 7.1 A and 7.1 B that these structures are very 
similar. Both sets of silicon wafers are sandwiched between oxide layers on each side. Note 
that in set B there is a thin 2 |im n" diffused region just before the oxide in one side of the 
wafers. This n"^ region is our shield region. Finally, all the wafers were metalized on both 
side and pattem of the Figure 7.2 was etched on both side. Note that the parallel lines at the 
back of the wafers were aligned with the corresponding parallel lines in front of the wafer 
using infrared photolithography. 
Metal 
SiO, 
n* 
Si 
llillii 
P^SpiFI t llim _ _ l|im 
0.5^im • ^ 0.5|jjn f 
t 
i i i i i i i i i i i i i i i  
2.0|im I t 
O.Spin 4 i i i i i i i i i i  
300|im 
1 
t 
nn 0.5|im 4 
300|im 
i i i i i i i i i i i i i i i  
B 
Fig. 7.1. Structure designed to test the shield structure. 
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Fig. 7.2. Test pattern etched on both sides of the wafer to test the performance of the shield. 
To test the effectiveness of the shielding mechanism, parallel lines of each side of the wafer is 
connected to ports of a network analyzer. Then the scattering parameter S,, is measured. 
Note that S,, is defined as follows with respect to figure 7.3: 
s Eq. 7.1 
Therefore: 
>7 
^OUt F.;-
2 "py Eq. 12 
-oi\ 
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It was expected that this measurement be consistent with the results obtained in Chapter 2. 
However, due to several facts including ±e ftequency dependence of the connecting network 
to the network analyzer, ftequency dependence of the test structure itself, radiation pattern 
characteristics of the test structure, and the fact that carrier electrons inside the shield have 
inertia and they impose a reactive term on bulk resistivity of the wafer. These influences create 
some deviation from expected results for purely resistive material. The reactive term of 
resistivity will be fiirther discussed when we review the results later in this chapter. 
Fig. 7.3. Scattering parameter for n port network 
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7.1. SUPREM in Simulation of the experiment 
It was decided to simulate the process designed to build experimental structures 
presented in Fig. 7.1 before fabricating it. Process simulation for structures 7. LA and 7. LB 
are presented at the end of this section in Fig. 7.5 and 7.6 respectively. 
As it can be seen in these listings to fabricate structure shown in Fig. 7. LA, first we 
load the wafers in to diffusion tube at 800° C temperature. Then we ramp up the temperature 
of these wafers to 1100° C under a flow of nitrogen gas. After the wafers reach this 
temperature, water vapor and oxygen is forced into the tube were the wafers are located. They 
remain under this condition for 36 minutes. After this stage is complete, the water vapor and 
oxygen are stopped and the tube is switched to nitrogen source and the temperature is ramped 
down to 800" C. Next, we metalize both sides of the wafers using spattering techniques with 
silicon doped Al. We cover both sides of the wafers with photo-resist and expose only one 
side of the wafers. This allows us to etch the pattern in one side of the wafers without 
effecting the other side. At this stage a alignment window is etched firom the other side of the 
wafer. Then the pattern in the other side of the wafers are aligned using infhu^d 
photolithography and ahgiunent windows. At this stage the patterned metal side of the wafers 
are masked with photo-resist to protect them from etching solution. Finally the pattern 
generated by infixed photo lidiography is etch from die other side of the wafers. 
A brief description of the process to fabricate the structure in Fig. 7. LB is as follows: 
An oxide layer of 0.5 pm is grown on both sides of the wafers using wet oxide process similar 
to process used above. Then photo-resist is used to mask on side of the wafer. Then the 
wafer is put inside oxide etching mixture to remove the oxide from the other side of the wafer. 
The photo-resist is removed using acetone and other solutions. Next a solid source is then to 
create a highly doped phosphorous region on the surface of the wafer. Then, an oxidation 
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process similar to one used to fabricate structure in Fig. 7. LA is used to oxidize the wafers. 
Fig. 7.4 presents SUPREM's plot for the impurity distribution close to the surface of the 
silicon in structure 7.I.B. We use a method similar to the one used for metalizaion of the 
structure 7. LA to metalize both sides of these wafers. 
2X 
15-
14 
2.00 0.00 1.00 3.00 6.00 4.00 
Diet^ce (MicDonB) 
Fig. 7.4. Concentration of n-impurities close to the surface of the structure 7. LB 
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SUPREM-3 
Version P, Revision 9002 
Copyright (C) 1985,1986,1987,1988.1989,1990 
Technology Modeling Associates, Inc. 
All Rights Reserved 
Licensed to Iowa State University 
Serial # 0155401845 
6-Aug-96 12:33:25 
Statements input from file shield 
1... Title Shield using the wafer without doping-Cross AA 
2... $Let us start with a <100> silicon siibstrate with initial 
3... INITIALIZE SILICON<100> Phosphors=l.5el5 
... + THICKNESS=8.0 DX=0.01 
4 . . . SOLUBILITY BORON SILICON TEMPERATURE 
. . .  +  T A B L E = ( 7 0 0 ,  8 0 0 ,  9 0 0 ,  1 0 0 0 ,  1 1 0 0 ,  1 2 0 0 )  
5 . .. SOLUBILITY BORON SILICON SOLUBILITY 
. . .  +  T A B L E = { 9 E 1 9 ,  2 8 E 1 9 ,  3 0 E 1 9 ,  3 4 E 1 9 ,  3 7 E 1 9 ,  4 0 E 1 9 )  
6 . . .  IMPURITY BORON SILICON DIP.0=3.5E9 
7 . . .  S E G R E G A T I O N  B O R O N  S I L I C O N  / A M B I E N T  T R A N S . 0 = 5 .  5  T R A N S . E = 1 . 0  
8 . . .  S E G R E G A T I O N  B O R O N  S I L I C O N  / O X I D E  S E G . 0 = 1 0 4  S E G . E = 0 . 6 6  
9. . . COMMENT OPTIONAL ENHANCEMENT DURING SOAK ONLY 
10... IMPURITY BORON SILICON TED.0=lE-3 TED.E=-0.8 TED.TAU=10 
TED.CONC=1E20 
11... IMPURITY PHOSPHORS SILICON NE.0=5.0E21 CTN.F=2.85 DIM.0=14E9 
. . .  +  D I M M . 0 = 4 . 5 E 1 1  
12... SEGREGATION PHOSPHORS SILICON /AMBIENT TRANS.0=9.5 TRANS.E=0.7 
13 . .. SOLUBILITY PHOSPHORS SILICON Temperature 
. . .  +  T A B L E = { 7 0 G ,  8 0 0 ,  9 0 0 ,  1 0 0 0 ,  1 0 5 0 ,  1 1 0 0 )  
14... SOLUBILITY PHOSPHORS SILICON SOLUBILITY 
. . .  +  T A B L E = ( 1 2 E 1 9 ,  4 2 E 1 9 ,  5 5 E 1 9 ,  1 0 E 1 9 ,  1 2 E 1 9 ,  1 3 E 2 0 )  
15. .. Comment Start with the bare wafer 
16 . . . COMMENT GROW OXIDE 
17... Diffusion Temperature=800 Time=19 T.RATE=16 NITROGEN 
18... Diffusion Temperature=1100 Time=36 WET02 
19... Diffusion Temperature=1100 Time=70 T.RATE=-4.1 NITROGEN 
20... PRINT LAYER 
21... etch oxide 
22 . . . COMMENT BEGIN N DIFFUSION 
23 . . . COMMENT PREDEPOSITION 
24 . .. COMMENT SOURCE 
25... DIFFUSION Temperature=900 TIME=20 ss.PHOSP UD.PHOSP NITROGEN 
26... PRINT LAYER 
Fig. 7.5. Suprem simulation of fabrication process for structures shown in Fig. 7. l.A. 
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27... PRINT ELECTRICAL 
28... PLOT ACTIVE PHOSPHORS C0L0R=1 pause 
29... PRINT LAYER 
30... PRINT ELECTRICAL 
31... STOP 
Inpuc line # 3 
Coefficient data group read 
File: \tma\s3_9002\library\s3cof0 
Date: 8-Jul-96 13:34:45 
Documentation from data file: 
SUPREM-3 Revision 9002 coefficient initialization 
1 
Sheild using the wafer without doping-Cross AA. 
GROW OXIDE 
Material layer information 
Input line # 20 
layer material thickness dx xdx top bottom orientation 
no. (um) (um) (um) node node or grain size 
2 oxide .4796 .0100 .00 198 220 
1 silicon 7.7890 .0100 .00 221 1000 <100> 
Integrated Dopant (#/cm**2) 
layer Net Sum 
no. active chemical active chemical 
2 5.2427E+09 5.2427E*09 5.2427E+09 5.2427E+09 
1 1.1867E+12 1.1867E+12 1.1867E+12 1.1867E+12 
sum 1.1920E+12 1.1920E+12 1.1920E+12 1.1920E+12 
Integrated Dopant (#/cm**2) 
layer phosphorus 
no. active chemical 
2 5.2427E+09 5.2427E+09 
1 1.1867E+12 1.1867Evl2 
sum 1.1920E+12 1.1920E+12 
Fig. 7.5. Continued. 
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layer 
no. 
2 
1 
Boundary Locacions cind Integrated Dopant 
Concentrations for Each Diffused Region 
regxon 
no. 
1 
1 
type 
n 
n 
top 
depth 
(um) 
. 0000  
-.0001 
bottom 
depth 
(um) 
.4796 
7.7890 
net 
active Qd 
(#/cm**2) 
5.2427E+09 
1.1867E+12 
sum 
chemical Qd 
(#/cm**2) 
5.2427E+09 
1.1867E+12 
Sheild using the wafer without doping-Cross AA 
SOURCE 
Material layer information 
Input line # 26 
layer material 
no. 
1 silicon 
thickness dx xdx top bottom orientation 
(um) (um) (um) node node or grain size 
7.7890 .0100 .00 221 1000 <100> 
layer 
no. 
1 
sum 
Integrated Dopant (#/cm**2) 
Net Sum 
active 
3.2652E+15 
3.2652E+15 
chemical 
3.7206E+15 
3 .7205E-(-15 
active 
3.2652E+15 
3.2652E+15 
chemical 
3.7206E4-15 
3.7206E+15 
Integrated Dopant 
layer phosphorus 
no. active chemical 
1 3.2652E+15 3.7206E+15 
sum 3.2652E+15 3.7206E+15 
(#/cm**2) 
Boundary Locations and Integrated Dopant 
Concentrations for Each Diffused Region 
layer 
no. 
region 
no. 
type 
n 
top 
depth 
(um) 
-.0001 
bottom 
depth 
(um) 
7.7890 
net 
active Qd 
(#/cm*"2) 
3.2678E+15 
sum 
chemical Qd 
(#/cm**2) 
3.7240E+15 
Sheild using the wafer without doping-Cross AA 
SOURCE 
Electrical information 
Input line # 27 
Bias step 
layer region type 
no. no. 
1 In 
Conductor Bias 
(volts) 
Electron Bias 
(volts) 
O.OOOOE+00 
Hole Bias 
(volts) 
O.OOOOE+00 
Fig. 7.5. Continued. 
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Electron Charge, Conductance, and Resistance 
Electron Sheet Sheet Vertical 
Vertical 
layer region type Charge Conductance Resistance Conductance 
Resistcince 
no. no. (#/cm**2) (1/(ohm/sq) ) (ohm/sq) {mho/cm**2) (ohm-
citi* * 2) 
1 1 n 3.266E+15 3.2422E-02 3.0843E+01 3.7306E+02 
2.6806E-03 
Hole Charge, Conductance, and Resistance 
Hole Sheet Sheet Vertical 
Vertical 
layer region type Charge Conductance Resistance Conductance 
Resistance 
no. no. (#/cm**2) (1/(ohm/sq) ) (ohm/sq) (mho/cm**2) (ohm-
cm* *2 ) 
1 In O.OOOE+00 O.OOOOE+00 O.OOOOE+00 
1 
Sheild using the wafer without doping-Cross AA 
SOURCE 
Material layer information 
Input line # 29 
layer material thicJcness dx xdx top bottom orientation 
no. (um) (urn) (um) node node or grain size 
1 silicon 7.7890 .0100 .00 221 1000 <100> 
Integrated Dopant (#/cm**2) 
layer Net Sum 
no. active chemical active chemical 
1 3.2652E+15 3.7206E+15 3.2652E+15 3.7206E+15 
sum 3.2652E+15 3.7206E+15 3.2652E+15 3.7206E+15 
Integrated Dopemt (#/cm**2) 
layer phosphorus 
no. active chemical 
1 3.2652E+15 3.7206E-t-15 
sum 3.2652E+15 3.7206E+15 
Boundary Locations and Integrated Dopant 
Concentrations for Each Diffused Region 
layer region type top bottom net sum 
no. no. depth depth active Qd chemical Qd 
(um) (um) (#/cm**2) (#/cm**2) 
1 1 n -.0001 7.7890 3.2678E+15 3.7240E+15 
Fig. 7.5. Continued. 
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1 
sheild using Che wafer wichout doping-Cross AA 
SOURCE 
Electrical information 
Input line # 30 
Bias step 
layer region type Conductor Bias Electron Bias Hole Bias 
no. no. (volts) (volts) (volts) 
1 1 n O.OOOOE+00 O.OOOOE+00 
Electron Charge, Conductance, and Resistance 
Electron Sheet Sheet Vertical 
Vertical 
layer region type Charge Conductance Resistance Conductance 
Resistance 
no. no. (#/cm**2) (1/(ohm/sq)) (ohm/sq) (mho/cm* *2) (ohm-
cm* *2 ) 
1 1 n 3.266E+15 3.2422E-02 3.0843E+01 3.7306E+02 
2.5806E-03 
Hole Charge, Conductance, and Resistance 
Hole Sheet Sheet Vertical 
Vertical 
layer region type Charge Conductance Resistance Conductance 
Resistance 
no. no. (#/cm**2) (1/(ohm/sq)) (ohm/sq) (mho/cm**2) (ohm-
cm* *2 ) 
1 1 n O.OOOE+00 O.OOOOE+00 O.OOOOE+00 
*** END SUPREM-3 *** 
Fig. 7.5. Continued. 
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StIPREM-3 
Version P, Revision 9002 
Copyright (C) 1985,1986,1987,1988,1989,1990 
Technology Modeling Associates, Inc. 
All Rights Reserved 
Licensed to Iowa State University 
Serial # 0155401845 
3-Aug-96 15:37:58 
Statements input from file sheild 
1 . . .  T i t l e  S u p r e m - I I I  S h e i l d  w i t h  l o w  r e s i s t i v i t y  
2. . . SLet us start with a <100> silicon substrate with initial 
3 . . .  I N I T I A L I Z E  S I L I C O N < 1 0 0 >  P h o s p h o r s = l . 5 e l 5  
. . .  +  T H I C K N E S S = 8 . 0  D X = 0 . 0 1  
4 . . . SOLUBILITY BORON SILICON TEMPERATURE 
. . .  +  T A B L E = ( 7 0 0 ,  8 0 0 ,  9 0 0 ,  1 0 0 0 ,  1 1 0 0 ,  1 2 0 0 )  
5 . . . SOLUBILITY BORON SILICON SOLUBILITY 
. . .  +  T A B L E = ( 9 E 1 9 ,  2 8 E 1 9 ,  3 0 E 1 9 ,  3 4 E 1 9 ,  3 7 E 1 9 ,  4 0 E 1 9 )  
6 . . .  IMPURITY BORON SILICON DIP.0=3.5E9 
7 . . .  S E G R E G A T I O N  B O R O N  S I L I C O N  / A M B I E N T  T R A N S . 0 = 5 . 5  T R A N S . E = 1 . 0  
8 . . .  S E G R E G A T I O N  B O R O N  S I L I C O N  / O X I D E  S E G . 0 = 1 0 4  S E G . E = 0 . 6 6  
9 . . . COMMENT OPTIONAL ENHANCEMENT DURING SOAK ONLY 
1 0 . . .  I M P U R I T Y  B O R O N  S I L I C O N  T E D . 0 = l E - 3  T E D . E = - 0 . 8  T E D . T A U = 1 0  
TED.CONC=1E20 
1 1 . . .  I M P U R I T Y  P H O S P H O R S  S I L I C O N  N E . O = 5 . 0 E 2 1  C T N . F = 2 . 8 5  D I M . 0 = 1 4 E 9  
. . .  +  D I M M . 0 = 4 . 5 E 1 1  
1 2 . . .  S E G R E G A T I O N  P H O S P H O R S  S I L I C O N  / A M B I E N T  T R A N S . 0 = 9 .  5  T R A N S . E = 0 . 7  
1 3 . . .  S O L U B I L I T Y  P H O S P H O R S  S I L I C O N  T e m p e r a t u r e  
. . .  +  T A B L E = { 7 0 0 ,  8 0 0 ,  9 0 0 ,  1 0 0 0 ,  1 0 5 0 ,  1 1 0 0 )  
1 4 . . .  S O L U B I L I T Y  P H O S P H O R S  S I L I C O N  S O L U B I L I T Y  
. . .  +  T A B L E = ( 1 2 E 1 9 ,  4 2 E 1 9 ,  5 5 E 1 9 ,  1 0 E 1 9 ,  1 2 E 1 9 ,  1 3 E 2 0 )  
15 . . . Comment Start with the bare wafer 
1 6 . . .  C O M M E N T  B E G I N  N  D I F F U S I O N  
1 7 . . .  C O M M E N T  P R E D E P O S I T I O N  
1 8 . . .  C O M M E N T  S O U R C E  
1 9 . . .  D I F F U S I O N  T e m p e r a t u r e = 9 0 0  T I M E = 4 0  s s . P H O S P  U D . P H O S P  N I T R O G E N  
2 0 . . .  P R I N T  L A Y E R  
2 1 . . .  P R I N T  E L E C T R I C A L  
2 2 . . .  C O M M E N T  G R O W  O X I D E  
2 3 . . .  D i f f u s i o n  T e m p e r a t u r e = 8 0 0  T i m e = 1 9  T . R A T E = 1 6  N I T R O G E N  
2 4 . . .  D i f f u s i o n  T e m p e r a t i i r e = 1 1 0 0  T i m e = 3 6  W E T 0 2  
2 5 . . .  D i f f u s i o n  T e m p e r a t u r e = 1 1 0 0  T i m e = 7 0  T . R A T E = - 4 . 1  N I T R O G E N  
2 6 . . .  P R I N T  L A Y E R  
27 . . . PLOT ACTIVE PHOSPHORS C0L0R=1 pause 
Fig 7.6. Suprem simulation of fabrication process for structures shown in Fig. 7.1.B. 
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28. . . PRINT LAYER 
2 9 . . .  P R I N T  E L E C T R I C A L  
3 0 . . .  S T O P  
Input line # 3 
Coefficient data group read 
File: \tina\s3_9002\library\s3cof0 
Date: 8-Jul-95 13:34:45 
Documentation from data file: 
SUPREM-3 Revision 9002 coefficient initialization 
1 
Suprem-III Sheild with low resistivity 
SOURCE 
Material layer information 
Input line # 20 
layer material thickness dx xdx top bottom orientation 
no. (um) (um) (um) node node or grain size 
1 silicon 8.0000 .0100 .00 200 1000 <100> 
Integrated Dopant 
layer Net Sum 
no. active chemical active chemical 
1 5.1510E+15 5.9748E+15 5.1510E+15 5.9748E+15 
sum 5.1510E+15 5.9748E+15 5.1510E+15 5.9748E+15 
Integrated Dopant (#/cin**2) 
layer phosphorus 
no. active chemical 
1 5.1510E+15 5.9748E+15 
s\jm 5.1510E+15 5.9748E+15 
Boundary Locations and Integrated Dopauit 
Concentrations for Each Diffused Region 
layer region type top bottom net sum 
no. no. depth depth active Qd chemical Qd 
(um) (um) (#/cm**2) {#/cm**2) 
1  1  n  - . 0 0 0 1  8 . 0 0 0 0  5 . 1 5 4 0 E + 1 5  5 . 9 7 8 7 E + 1 5  
Fig 7.6. Continued. 
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Suprem-III Sheild with low resistivity 
SOURCE 
Electrical information 
Input line # 21 
Bias step 
layer region type Conductor Bias Electron Bias 
no. 
1 
no. 
1 
(volts) 
n 
(volts) 
O.OOOOE+00 
Hole Bias 
(volts) 
0.OOOOE+00 
Electron Charge, Conductance, and Resistance 
Electron Sheet Sheet Vertical 
Conductance Resistance Conductance 
Vertical 
layer region type Charge 
Resistance 
no. no. {#/cm**2) (1/(ohm/sq) ) (ohm/sq) 
cm**2) 
1 1 n 5.151E+15 
2-S258E-03 
4.9486E-02 2.0208E+01 
(mho/cm"'2) (ohm-
3.8083E+02 
Hole Charge, Conductance, and Resistance 
Hole Sheet Sheet Vertical 
Vertical 
layer region type Charge Conductance Resistance Conductance 
Resistance 
no. no. (#/cm**2) (1/(ohm/sq)) (ohm/sq) fmho/cm**2) (ohm-
cm* *2 ) 
1 1 n O.OOOE+00 O.OOOOE-t-00 
1 
Suprem-III Sheild with low resistivity 
GROW OXIDE 
Material layer information 
Input line # 26 
O.OOOOE+00 
layer material 
no. 
2 oxide 
1 silicon 
thickness dx xdx top bottom orientation 
(um) (um) (um) node node or grain size 
.5519 .0100 .00 198 223 
7 . 7 5 7 2  . 0 1 0 0  . 0 0  2 2 4  1 0 0 0  < 1 0 0 >  
Integrated Dopeint (#/cm**2) 
Fig 7.6. Continued. 
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layer Nec Sum 
no. active chemical active chemical 
2 2.9280E+14 2.9280E+14 2.9280E+14 2.9280E+14 
1 2.8393E+15 2.8457E+15 2.8393E+15 2.8457E+15 
sum 3.1321E-t-15 3 .1385E+15 3.1321E+15 3 .1385E+15 
Integrated Dopant {#/cm* 
layer phosphorus 
no. active chemical 
2 2.9280E+14 2.9280E+14 
1 2.8393E+15 2.8457E+15 
sum 3.1321E+15 3.1385E+15 
'2) 
layer 
no. 
2 
1 
Boundary Locations and Integrated Dopant 
Concentrations for Each Diffused Region 
region 
no. 
1 
1 
type 
n 
n 
top 
depth 
(um) 
. 0 0 0 0  
-.0001 
bottom 
depth 
(um) 
.5519 
7.7572 
net 
active Qd 
(#/cm**2) 
2.9280E+14 
2.8396E+15 
svmi 
chemical Qd 
(#/cm**2) 
2.9280E+14 
2.8460E+15 
Suprem-III Sheild with low resistivity 
GROW OXIDE 
Material layer information 
Input line # 28 
layer material 
no. 
2 oxide 
1 silicon 
thickness dx xdx top bottom orientation 
(um) (um) (um) node node or grain size 
.5519 .0100 .00 198 223 
7.7572 .0100 .00 224 1000 <100> 
Integrated Dopant (#/cm**2) 
layer Net Sum 
no. active chemical active chemical 
2 2.9280E+14 2.9280E+14 2.9280E+14 2.9280E+14 
1 2.8393E+15 2.8457E+15 2.8393E+15 2.8457E+15 
Slim 3.1321E+15 3.1385E+15 3.1321E+15 3.1385E+15 
layer 
no. 
2 
1 
sum 
Integrated Dopant (#/cm* 
phosphorus 
' 2 )  
active 
2.9280E+14 
2.8393E+15 
3.1321E+15 
chemical 
2.9280E+14 
2.8457E+15 
3.1385E+15 
Fig 7.6. Continued. 
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Boundary Locations and Integrated Dopant 
Concentrations for Each Diffused Region 
layer 
no. 
2 
1 
region 
no. 
I 
1 
type 
n 
n 
top 
depth 
(um) 
. 0 0 0 0  
-.0001 
bottom 
depth 
(um) 
.5519 
7.7572 
Suprem-III Sheild with low resistivity 
GROW OXIDE 
Electrical information 
Input line # 29 
Bias step 
net 
active Qd 
(#/cm**2) 
2.9280E+14 
2.8396E+15 
stim 
chemical Qd 
(#/cm**2) 
2.92aOE+14 
2.8460E+15 
layer region type Conductor Bias 
no. no. (volts) 
1 1 n 
Electron Bias 
(volts) 
0.OOOOE+00 
Hole Bias 
(volts) 
O.OOOOE+00 
Electron Charge, Conductance, aind Resistance 
Electron Sheet Sheet Vertical 
Conductance Resistance Conductance 
Vertical 
layer region type Charge 
Resistance 
no. no. (#/cm**2) (l/(ohm/sq)) (ohm/sq) 
cm**2) 
1 1 n 2.840E+15 
2 .2491E-03 
4.3983E-02 2.2736E+01 
(mho/cm**2) (ohm-
4 .4462E-t-02 
Vertical 
layer region type Charge 
Resistance 
no. no. (#/cm**2) 
cm**2) 
1 1 n O.OOOE+00 
Hole Charge, Conductance, and Resistance 
Hole Sheet Sheet Vertical 
Conductance Resistance Conductance 
(1/(ohm/sq)) (ohm/sq) 
O.OOOOE+00 
(mho/cm**2) (ohm-
O.OOOOE+00 
END SUPREM-3 
Fig 7.6. Continued. 
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Experimental results and related discussion 
After fabrication of the structures shown in Fig. 7.1, a network analyzer is utilized to 
measure S,,. To do that we connect parallel lines in one side of the wafers to one port of a 
network analyzer and the parallel lines in ±e other side of the wafer to the other port of a 
network analyzer. 
The measured S,2 for the first and second set of wafers are presented m Fig. 7.7. Also 
the power ratio transmitted IS,,!" is presented in Fig. 7.8. There are two observations can be 
made from these figures. First, the fact that this type of shielding is highly effective. As it can 
be seen from Fig. 7.8, the transmitted power to the second set of lines is less then 5% at it's 
peak. This is a good news for our research. It means an extremely effective shield can be 
made using the method described in chapter 2. 
Also it can be noted that the transmittance curve in Fig. 7.8 is not flat, as it is predicted 
in Chapter 2. The reasons for this fact are the frequency dependence of the cormecting network 
to the network analyzer, frequency dependence of the test structure itself, radiation pattem 
characteristics of the test structure, and the fact that carrier electrons inside the shield have 
inertia and impose a reactive term on bulk resistivity of the wafer. 
The inductive term can arise from the fact that the electrons and holes have finite 
masses. Therefore, when the direction of the field is changed the carries continue moving in 
the direction they were moving and create an inductive like effect. Therefore the resistivity of a 
semiconductor should be expressed in terms of real and imaginary parts. 
To understand the mathematics of this phenomenon let us consider the energy of the 
carriers. Let us assume the majority carriers are electrons. Then we can write: 
-eh -  m— 
r 
dv 
m— Eq. 7.3 
o t  '  
Assuming the velocity change is sinusoidal 
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U = U„exp(j(i)t) Eq. 7.4 
Then, it can be written: 
^ = yfln)„exp(yct)t) Eq. 7.5 
at 
Substituting in Equation 7.3 we get: 
V 
-eE -m— = /miov Eq. 7.6 
r 
Therefore: 
V = —eEz 
m (1 + jart) Eq. 7.7 
On the other hand conductivity is defined by: 
J 
£7 = — 
E 
Eq. 7.8 
Where J is given as: 
J = -nev Eq. 7.9 
as a result resistivity can be shown to be: 
1 m { l + j a n )  . . . .  f n  . m o )  P = - = r = p„a + jQrv) = —— + j—r (J n e't n e~x n e' 
This shows that the resistivity of semiconductors has a reactive part, which partially explains 
the difference between the experimental results and the theoretical results obtained with the 
assumption that the resistivity of the semiconductor material is purely resistive. Never the less, 
the experiment proves that an effective shield can be made using this method. 
Eq. 7.10 
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Fig. 7.7. SjT measured for structures shown in figures 7.1 
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Fig. 7.8. The power transmitted to the second set of the lines on the other side of the wafers. 
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CONCLUSIONS 
Our intention in this work was to develop a practical 3DI technology by resolving 
associated problems. 
One of our important contributions to this field is the solution to the problem of cross­
talk between closely packed layers. This is done by introducing a heavily doped 
semiconductor shield layer in between the stacked 3DI layers. A theoretical analysis of this 
inter-layer shield is presented in Chapter 2. This analysis suggests that the problem of cross­
talk between closely packed layers in a 3DI technology can be effectively managed using an 
inter-layer semiconductor shield. Further more, this study suggests that a highly effective and 
reletively thin shield can be fabricated to manage the problem of cross-talk. The effectiveness 
of an inter-layer shield in integrated circuit environment, the analysis reveals, is mainly related 
to the material conductivity of the shield. 
To test this theoretical findings, we manufactured two sets of semiconductor wafers. 
Both sets had the same thickness; however, we diffused a heavy dose of impurities a few ^im 
deep in one set of wafers to create a highly conductive region. Then we oxidized the wafers 
and created adjacent parallel lines on both sides of the wafers. Using a network analyzer, the 
S p of both sets of wafers were measured. This measurement showed that the set of wafers 
with higher conductivity region was far more effective in reduction of cross talk. Further 
more, this few ^m thick layer effectively reduced the cross talk problem to a negligible value. 
The full detail of the experimental work related to inter-layer shield is presented in Chapter 7. 
Another important contribution of this paper is introduction of a new architecture for 
active devices that are more suitable for incorporation into a 3DI technology in Chapter 1. This 
new device has only one type of impurity. Having only one type of impurity region in a device 
enables the device to better resist the heating process associated with fabrication process. 
Further more this device takes fiiU advantage of the layered SOI nature of 3DI technology. The 
165 
practical consideration in choice of materials for functionality of this device is described in 
Chapter 5. This chapter suggests that Sb-Au alloy should be used as an ohmic contact for n-
type silicon and AI should be used as an ohmic contact for p-type silicon. This is later verified 
using computer simulation at the end of Chapter 6. 
To complete this work, we have suggested a new manufacturing process in Chapter 3. 
The manufacturing process incorporates sophisticated processing steps, such as crystal 
seeding, laser recrystalization, sacrificial etch back planarization, and other low temperature 
processing techniques. These technologies are reviewed in Appendix 1. This process is 
verified by SUPREM computer simulation in Chapter 6. 
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A BRIEF REVIEW OF RELATED MATERIALS 
One of the best ways to staxt any subject is by going to its roots and history. Through 
this tactic, readers can become familiar with the required backgrounds needed to follow the 
subject One can then present the problems that hinder fiirther progress and propose a solution 
for them. With these goals in mind, an attempt has been made in the next section to briefly 
follow the development of semiconductors and its fabrication technology giving particular 
emphasis to issues that relate to the subject at hand. Moreover, this section intends to establish 
the industry's need for development of Three Dimensional Integration(3DD of semiconductors. 
A.l Historical Review 
Although, semiconductor devices had been in use as early as the late nineteenth century; 
World War 11 was credited as the driving force for the development of the semiconductor 
industry as we know it today. If the armed forces involved in that war had not required need 
for a small and portable electronic equipment, the intense race for the development of a "solid 
state tube" might not have taken place. This intense race finally resulted in the invention of the 
first transistor in BeU laboratories after the conclusion of that bloody war. The first technical 
paper regarding this invention was published by J. Bardeen and W. H. Brattaint'^1. Soon 
after this, William Shockley published his classic paper: "The theory of p-n Junctions in 
Semiconductors and p-n Junction Transistors"t'^71. 
Shortly after the research team in the Bell Laboratories invented the transistor in the late 
1940's, Jack Kilby, a young engineer at Texas Instruments, was able to realize die first 
monolithic semiconductor integrated circuit in Although, the credit should also given 
to G. W. A. Dummer who was the first person to publicly suggest ±at electronic equipment 
could be made "in a sohd block with no connecting wires. The block may consist of layers of 
insulting, conducting, rectifying and amplifying materials, the electrical fiinction being 
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connected directly by cutting out areas of various Iayers"['^91. His suggestions probably had 
great influence on many people of his time. Just a few months after Kibiy's work on 
Germanium, Robert Noyce independendy announced a silicon based technology which had 
close resemblance to today's silicon technologyThese two technologies later joined with 
o±ers, which are based on other semiconductors such as GaAs or InP, to form the bases of 
today's semiconductor technology. 
Early integrated circuits consisted of just a few devices. However, in the early stages 
of the development in this industry, the number of devices per chip doubled each year. The 
rapid trend toward miniaturization was first fueled by the military's need for smaller and ever 
more sophisticated electronic circuits. Later on, it was observed that large scale production of 
integrated circuits is more cost efficient than other methods of production. Therefore, in order 
to produce lower cost products, more and more devices were integrated inside one chip. Up to 
present time, the increases in the integration density were mainly due to reduction in the device 
size, or an increase in the area allocated per chip. 
Since the early days of semiconductor technology, dramatic changes have taken place in 
the basic technology of the integrated circuit manufacturing. Most of these changes have been 
made to: 
- Achieve higher quality. 
- Increase the yield of the processes involved in production of integrated circuits. 
- Make the overall circuit faster. 
- Solve the physical problems of integrating more devices per chip. 
- Overcome the technological problems of integrating more devices per chip. 
Four fully distinguishable classes of fabrication technology have replaced each other. 
SSI (Small Scale Integradon) in the late I950's and the early 1960's, MSI (Medium Scale 
Integration) of the late 60's, and LSI ( Large Scale Integration) of the 1970's that was finally 
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Fig. A. 1. Growth in number of devices per chip. The graph has been 
extrapolated for the 1985 to the year 2(XX). Also the reduction in device size is 
shown in lower right comer of the Fig. A. 1 
replaced with the currently used VLSI (Very Large Scale Integration) technology. The 
exponential increase in the number of devices integrated per chip since the early developmental 
stages of the semiconductor industry is shown in Fig. A.l. This figure also projects die 
expected increase of integrated devices per chip until the year 2000. 
A.I.L Bipolar vs. Field Effect Transistor 
The earlier technologies had mainly focused on bipolar devices as the workhorse for 
implementing an electrical circuit; whereas, the later technologies have shifted their anention 
from Bipolar devices toward Field Effect Transistors (FET) as the main active element. The 
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shift m attention from bipolar to FET was due to several reasons. Among the most important 
ones was the fact that FETs can be made in smaller sizes than bipolar transistors. U This is 
partly due to the fact that the smaller the emitter surface area in a bipolar transistor, the larger 
it's resistance. This resistance not only creates a negative feedback loop, which decreases the 
gain by itself, but also contributes to over all base resistance, further decreasing the gain of a 
transistor. Other motivations for industry's reorientation from bipolar transistors to FETs can 
be observed by comparing the scaling relationships for these two devices. Table A. 1 shows 
±e scaling relationship for both MOSFETs and bipolar transistors[52-54] 
Table A. 1. Scaling relationshipt^^] 
Device Parameter Bipolar^^ M0S21 
Device dimensions L,W,d l/S l/S 
Doping concentration, N. 1 S 
Oxide thickness Xq l/S l/S 
Junction depth Xj l/S l/S 
Voltage V I l/S 
Current I 1/S2 l/S 
Capacitance C 1/S2 I/S 
Change in the performance of these devices as a result of the scaling is shown in Table 
A.2.[^^] As shown in this table, the speed improvement for an scale down MOSFET is more 
noticeable than a bipolar transistor. This is as a result of the fact that speed and other 
performance characteristics of a MOSFET are more dependant in the horizontal geometry of the 
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device, since normally MOSFETs are built horizontally; whereas, the performance of a bipolar 
transistor is more affected by vertical geometry. Contrary to MOSFET, the most popular way 
to built a bipolar transistor is by diffiision of different impurities vertically into ±e surface of 
the wafer. Although, it is possible to built the bipolar transistor horizontally; for such 
horizontally built transistors to fimction well, one must allocate ample space to the emitter. 
It worth mentioning that power is reduced by a factor of l/S^ for both devices; even 
though, power density remains constant. This indicates that no advantage could be gained in 
terms of circuit cooling by scaling down these devices. However, it is noticeable that the speed 
power product has been reduced more for MOSFET (l/S^), than for bipolar transistor (l/S^). 
This is due to greater speed improvement for MOSFET. 
Table A.2. Speed power comparison. [55] 
Parameter Bipolar MOS 
Delay time xisCCAV/D 1 1/S 
Power = VI l/S2 1/S2 
Power density = VI/A I 1 
Speed X Power = Vlt 1/S2 1/S^ 
Finally, it should be noted that in the bipolar transistor, even with reduction in emitter 
size, the overall size of the transistor tends to be large Moreover, any reduction in the 
emitter size results in an increase of the base resistance of the transistor itself, which in turn 
reduces the gain of the transistor as mentioned already. Table A.3 presents a summary of the 
characteristics of bipolar and MOSFET transistors of different sizes for comparison 
purposes [5^]. 
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Table A.3. Device characteristics, 
Bipolar Emitter Si: 
2.5 X 5.0 
ze W * L (|im 
0.5 X 1.0 0.25 X 0.25 
WB(t im)  0.1 0 .1  0.1 
X=w2/2D sec, D~10 cm^/sec 5X10-12 5X10-12 5X10-12 
1(A) 10-3 4X10-5 10-5 
Q  =  Ix (Q 5x10-15 2X10-16 5X10-17 
CD =Qq/k:T (F) 2X10-13 8X10-15 2X10-15 
gm = Cd (mho) 4X10-2 1.6X10-3 4X10-4 
MOSFET rhar 
2.5 X 5.0 
inel Size L*W ( 
0.5 X 1.0 
[im) 
0.25 X 0.25 
Xo (AO) 700 140 70 
T = L / vs (sec) 25X10-12 5X10-12 2.5X10-12 
CG = WLCO (F) 6X10-15 1.2X10-15 6X10-16 
1(A)  10-4 2X10-5 10-5 
Q = It (C) 2.5X10-15 10-16 2.5X10-17 
Cc = Qq/kt (F) 10-13 4X10-15 10-15 
Ceq = CG Cc / (CG +Cc)(F) 
-6X10-15 9.23X10-16 3.75X10-16 
g = Ceq /1 (mho) 2.4X10-4 1.85X10-4 1.5X10-4 
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A. 1.2. The Limits of Current Technologies 
If one looks back to Fig. A.1 once again, one will notice that the increase in integration 
density has been slowing. This phenomenon is mainly due to the fact that even the MOSFETs 
are reaching their lowest miniaturization limitt^^. which physics of the device permits. 
Even though, MOSFETs are better suited for miniaturization than bipolar transistors 
are; they have their own scaling limitations as wellt^^l. Among the problems that should be 
considered in designing a MOSFET in submicron range aret^^J: 
1. Hot carrier injection into the gate oxide, which results in threshold voltage 
instability. 
2. Avalanche breakdown as result of high doping density. (This high level of doping 
density are desirable to keep the depletion region of the source and drain as small as 
possible in order to have shorter gate lengths). 
3. Electric breakdown in thin oxide thicknesses. 
4. Short channel and narrow gate effects, which increase the threshold sensitivity to 
even a small manufacturing process variations. 
5. Increase in subthreshold current. This current does not scale down with the rest of 
the currents in the device; therefore, it constimtes the larger portion of the total 
current in sub-micron range. 
6. Latch-up, which is as a result of interaction between two closely located MOSFETs 
on single crystal wafer technology; even though, this problem does not exist in 
SOI technology. 
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In addition, the statistical nature of substrate characteristics (such as distribution of 
impuritiesC^^, surface conditionC^^l, fixed and mobile chargest^®^ of the oxides which vary 
slightly fi-om location to location in the substratel^H) result in much larger and more significant 
variations in the smaller dimensions'. 
' To better understand the significance of this statestical distribution of impurities in a small 
dimensionst^^, let us assume that doping density of semiconductor is N: therefore, total 
number of atoms located in a cube of size D is given by; 
M = ND3 Eq. F1 
where M is average number of impurities found in a cube. For example, N = ZXlO'^cm^ will 
result in 2 impurity atoms in a cube with D=10-5 cm (0.1 |im). However, this is an average 
number and this cube could hold any where fi-om 1 to 3 impurity atoms. This in turn for a 
device with dimension of 0.1 pjn translates to doping density of; 
M 3  N = ' 
10-15 
= 3X10'5 atoms/cm^ Eq .  F2  
To 
N = 1 M 
D3 10-15  
= 1X10^5 atoms/cm^ Eq .  F3  
Since many charcterestics of our device are related to doping density, a change of this 
magnimde might cause some of the devices to malftmction. Therefore, the overall yeild of 
manufacturing drops fast. Similar conclusion could be drawn for the variation in other 
substrate properties. 
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A. 1.3. Introduction ofSubmicron Devices 
To circumvent these problems, several new devices have been proposed[62-671 These 
new devices were specially engineered with the consideration of the problems mentioned 
above, so they would be able to function in sub-micron range. This trend to design new 
devices that could work in sub-micron range, was among the first attempts by a group of 
researchers done to increase the density of the devices per chip for future generations of 
fabrication technologies. The technology that utilizes this approach to achieve higher degree of 
integration is conamoniy known as Ultra Large Scale Integration or ULSI. These researchers 
have developed many such devices and design fabrication procedures to manufacture themt^^-
671. Devices such as VMOS[621, UMOS[63], dMOS[64], DIMOSt^S], and SB-IGFETl^Tl are a 
few examples of their results. However, all these methods require additional processing on the 
wafer, which reduces the manufacturing yield and complicates the manufacturing process. 
Moreover, there are important lithographical constraints that need to be considered. As the 
device size decreases beyond 0.05 |im, the electron should also be considered as a particle 
with all its quantum mechanical properties. Therefore, this fact establishes a lower limit on 
how small a device can become without running into the quantum mechanical effects. A paper 
on the quantum mechamcal limitation of a digital device has been presented by R. T. Batel^'^l. 
However, special devices have been engineered with full consideration of the quantum 
mechanical properties of eIectronst69-73] These devices fully utilize the quantum mechanical 
properties of electrons to provide even more superior characteristics than regular devicest^^l 
SDHT, TEGFET, HEMT, MODt-hl. Quantum Wells, and other Bandgap Engineered active 
elements are good examples of such devices[69-73] Nevertheless, in order to fabricate these 
devices with current technology a large area on the wafer should be allocated to each device (in 
order of one or two microns). 
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A. 1.4. Uthographical Considerations 
The development of the lithography has been very important to the work of these and 
other researchers, since lithography could be considered to be one of the limits in 
miniaturizationC^'^^^. Therefore, it is prudent to look into the development of lithography and 
its current state of art in more detail. 
A. 1.4.1 • Optical Lithographv 
Today's optical lithography, a mixture of an ancient and a modem art, is considered to 
be the oldest form of lithography in existenceC^^l. Although, most techniques of this art has 
been developed and perfected during past 30 years; the photoresist process itself was 
developed 150 years ago for photoengraving by Niepcet^. Going still ftirther back in time, 
one of the first works in microphotography was done in 1839 by Dancert^^l. It was in the 
1950s that this technique was adopted for thin-film and printed circuit board applications. A 
few years later in the 1960s, this technology with the use of "the photoresists developed for 
printed circuits"[^^l, established itself as one of the essential companents of almost all 
fabrication technologiest^^l 
Since then, optical hthography has gone through enormous changes. Prior to 1970, 
the tools for lithographic exposure were evaluated by the term "resolution"t^^l. For example, 
"a 10-|j.m machine" meant that the smallest realizable line-width with an ideal exposure 
conditions was 10 ^im. At about this time, around 1970, fabrication engineers were advised 
that minimum resolution is not relate to the "performance under manufacturing conditions"t^®l; 
therefore, new terms such as "minimum feature size" and "minimum working feature" were 
invented to describe the smallest achievable feature with a reasonable yieldl^^l. 
By development of 4.0 ^m feature size technology in 1975['76], a single parameter 
was no longer sufficient to describe Uthographical performance of a technology. It was noted 
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that technologies providing smallest feature sizes did not necessarily perform satisfactorily for 
larger features of a devicet^^] Meanwhile, demand for better control on overlay accuracy and 
line-width control in long lines could not be met by some of lithographic exposure equipment 
capable of producing very small feature sizes.Therefore, the expression "minimum 
feature size of x micrometers" had added meaning that ±e exposure tools satisfy all required 
characteristics of x micrometer design rulest^^I. 
The advent of 2.0 jim design mles in 1979 made it too difficult to evaluate the 
lithographical performance without fiill consideration of non-hardware aspects of the 
technologyt^^l. Today, three criteria of a photolithographical technology are evaluated[79] 
The first criterion is the "aerial image" or the optical quality of technology without 
consideration of resist or the process. Second one is the effects of the resist on the image, 
i.e., the resist profile after development. Finally, the quality of the ixazgt over entire wafer, 
including such things as line-width variations and the accuracy in placement of features on the 
wafer are considered. These concepts are demonstrated in Fig. A.2t801. 
A. I •4.2. Other Forms of Lithoeraphv 
Ultimately, the lithography's resolution is limited to the wave length of the emitting 
source of the system; that is, the generated patterns can notbe much smaller than the wave 
length of the a emitting source. Thus, optical lithography is limited to around 0.5 |im. 
Therefore, for the higher resolutions emitting sources with shorter wave length should be 
utilized. This led to introduction of UV and X-ray lithography[^'-®-l. However, at shorter 
wave lengths, many masks used for photolithography do not fiinction. This is due to the fact 
that some transparent materials to the light are opaque to the X-ray radiations, and vice versa. 
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Fig. A.2. An Idealized photolithographic sysiemt^®] 
Alternatively, other sources such as electrons or ions could be used in place of 
electromagnetic emitting source in a lithographical system. After all, electrons and ions show 
wave properties in a quantum mechanical view of the world. Utilization of these two sources 
led to introduction of Electron-Beam Lithography[^^1 and Ion-Beam lithography Yet there 
are limitation on resolution of these types of lithography, as wellt^^l. Moreover, Electron-
Beam and Ion-Beam lithography can cause radiation damage. Fig. A.3 presents a visual 
description of all these different forms of lithography and Fig. A.4 is a comparative graph of 
approximate resolution of these lithographical technologiest^^lt^'^l. 
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Fig. A.3. 'Types of advanced lithographies for submicron structure fabrication, (a) Photo-
hthography. the mainstay of the microelectronics industry, is used routinely down to 2 to 3-|im 
linewidths; the practical limit may approach 0.5 pjn. (b) Electron-Beam lithography, which 
has produced microstructures on thin films below 100 'A, Suffers from backscatter electrons 
on bulk substrates when the patter elements are closer than 0.5 |im . (c) X-ray Lithography is 
very  ef fec t ive  to  near  100 'A but  requi res  a  re la t ive ly  th ick  absorber-mask pa t te rn  on  a  f h i n  
supporting membrane, (d) Ion-beam lithography offers a tremendous potential for very high 
resolution microstructure fabrication because of very large energy dissipation near surface and 
the short range of secondary excitation processes."t^^l 
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Fig. A.4. A compression among four different types of lithograptiy.[S^] 
A. LI.5. Wafer Scale Integration (WSI) 
In order to increase the number of devices per chip, another group of researchers are 
currendy exploring ways to enlarge die area allocated per each chip (die size) on a wafer. Their 
efforts are mainly concentrated in finding ways to improve the yield factor for fabricadon 
processes of large die sizes. Wafer Scale Integration (WSI) is becoming possible as a result of 
efforts in this branch of research. 
One of the most challenging aspects of these new technologies is their tolerance for 
manufacturing defects. These defects are either originally present on the wafer itself firom the 
very begirming, or resulted from one of the several processing procedures performed on the 
wafer. Therefore, without a mechanism for fault tolerance, the yield factor falls to such an 
unacceptable level that practically no working wafer could be produced. As a result, efforts are 
concentrated to develop various mechanisms for fault tolerancet^S], 
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The most promising approach in this area is to divide the entire system into several 
smaller modules. These modules is then grouped into several identical sets. In each wafer, 
additional number of modules are fabricated. Finally, the defective modules are rewired out of 
the whole system and the signal is rewired to axillary modules by blowing up the fusses in the 
signal pathl^^^^'^^. This method has been proven to be very effective for digital circuitry 
Of course, the problem that evenmally limits this technology is the size of the wafer 
itself. The size of wafer is currently limited to several inches at most. Even if the larger wafer 
sizes become available, it might not be practical from the consumer stand point to fabricate a 
whole system on a big dish the size of a 12' satellite antenna! However, it should not be 
forgotten that currently the largest available wafers have a diameter of less than 1 foot long. 
Therefore, this limitation will eventually makes this technology obsolete. Nevertheless, WSI 
might provide an intermediate technology in the near future. 
A.2. Introduction to 3DI and Related Technologies 
To further increase the device density in a chip a suggestion was made, in this paper to 
construct the circuits on several Semiconductor On Insulator Layers (SOF)- These layers could 
be stacked on top of each other to form a Three Dimensionally Integrated (301) circuit. This 
way, the device density of an integrated circuit could be increased with or without reduction in 
the device size. However, several technologies should be developed before Three Dimensional 
Integration can become a reality. Let us briefly go over these technologies at diis point. These 
techniques will be considered in more detail in the following chapters. 
A.2.1. Semiconductor On Insulator (SOI) 
One of these fundamental technologies necessary for realization of 3DI, is 
Semiconductor On Insulator technologySpecial techniques are needed to grow a 
crystalline semiconductor on top of insulators. This is due to the fact that many insulators have 
either amorphous structure, or that their lattice constant does not match the lattice constant of 
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the semiconductor. Furthermore, devices built on non-crystalline semiconductors (amorphous 
semiconductors) are inferior to those built on a crystalline semiconductor. Many applications 
require devices with a performance that exceeds the performance of devices built on amorphous 
semiconductors. 
Origins of semiconductor On Insulator (SOI) technology, essential for realization of 
3DI technology, dates back to early days of discovery of transistort^^l. Elleman and Wilman 
reported their efforts on growing PbS on NaQ in 1948t^01. In the 1950s, several efforts had 
been made to grow single-crystal Ge films on insulatorst^^"^^!. The early incentives for these 
efforts was to avoid the increasing need for large single crystal wafers. Also, in ±e early days 
of semiconductor industry, there was a perception that the SOI technology was the best way to 
produce high resistivity materials for it utilized high resistivity materials for device isolation in a 
chip.t^^l Work on Si based technology expanded in the late part of 1950sl®^l. 
In ±e early days of Integrated Circuit technology, several advantages of SOI over 
single crystal wafer technology had been reportedt^^l. Device isolation was one of these 
benefits. The device isolation in this stage was achieved by back biasing a PN junction in ±e 
form of diffused guard rings. These isolation techniques were accompanied with the leakage 
current, specially for Ge based technology. 
Another advantage of SOI technology is that the devices built on this type of substrate 
has less parasitic capacitance. This is due to the fact that only the side walls of a diffused 
regions on thin silicon film contributes to the capacitance; whereas, in a bulk silicon wafer, 
walls as well as the bottom of the diffused region make a contribution to the total capacitance. 
As a result of this reduction in parasitic capacitance, the device can achieve higher operating 
frequencies. 
Since, there is less silicon for the generation of minority carriers, in case of a radiation 
exposure, SOI technology is more radiation resistant than bulk silicon material. Finally, some 
insulators have the advantage of having a higher thermal conductivity in compare to the bulk 
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semiconductors. This higher thermal conductivity improves the maximum power dissipation of 
a circuit, which is specially useful for miniaturization of the devices. 
The advantages that SOI based technology enjoies in terms of speed, power 
dissipation, device isolation, and radiation resistance over the bulk silicon wafer technology 
provided the early incentives for research and developments on the Silicon-On-Insulator 
technology. Begining explorations were mainly focused on the structure shown in Fig. A.5a. 
These early efforts were concentrated on the deposition of a epitaxial grown semiconductor on 
insulating substrates such as calcium fluoride, quartz, sapphire, magnesium oxide, or the 
beryllium oxidef^'^l. 
Calcium fluoride, quartz and sapphire all have the same lattice constant as silicon, while 
the other three provide other advantages. For example, BeO has the advantage of having a 
higher thermal conductivity, which in tum improves the maximum power dissipation of a 
circuit. Even though, efforts in growing epitaxial silicon over BeO were reported by a handful 
of researchers in 19651^51; further research in this area virmally came to an end as difficulties 
arose in obtaining large BeO crystals and more encouraging news in other areas were 
publishedt^^l. 
MgO and CaF2 react with the gases used in the epitaxial growth process; moreover, it 
is proven to be very difficult to produce single crystal silicon on top of these materials 
In addition, CaF2 have a poor adherence of film to substratef^'^l. 
Efforts on epitaxial deposition of Si on a single crystal quartz have been reported by 
Joyce et all^^l. Even though, single crystal islands were obtained for Silicon-Quartz structure; 
very large number of defects and extremely low carrier mobilities were observed on those 
islands[^9-'00] Moreover, quartz substrates go through phase transition around 570 °C, 
which make it susceptible to fi:acture[9^1. 
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Fig. A.5. Silicon On Insulator structures (a) Substrate is from 
insulating material (b) Substrate is a silicon that is covered with thin 
insulator film , which in turn is covered with thin silicon fllmt'^®^]. 
Studies involving deposition of Silicon On Sapphire and Silicon On Spinel were very 
rewarding. The first single crystal silicon on sapphire was reported in 1963 by Manasevit and 
SimpsonHOZ] Shortly thereafter attempts in growing epitaxial silicon on spinel were reported 
[103-104] Silicon on sapphire was emerging as the most promising technology for SOI; even 
though, the interest in spinel was motivated by poor quality of early sapphire substrates, 
which was produced by the flame fusion technique. Moreover, P-channel MOS technology, 
which prefers (111) oriented silicon films of spinel, was the main subject of interest in those 
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early stages of IC technologyHowever, with the shift of industry to n-channel MOSFET, 
which prefers (100) oriented silicon films, and the fact that (100) oriented silicon films grown 
on top of spinel had poorer mobility (in compare to similar silicon films grown on sapphire) 
the silicon on sapphire emerged as the major SOI technologyMany researchers, including 
ManasevitHOS]^ Filby and Nielsenf^O^l, CuUennOT] and once again ManasvitHOS] have 
documented and reviewed this stage in development of SOI technology from historical 
perspective. 
Recent interest in SOI technology has been mainly concemtrated with the second type 
of SOI structure, which is shown in Fig. A.5b. One of the incentives for the interest on this 
structure has been generated as result of 3DI technology's need for stacking many layers of 
plainly integrated circuit on top of each other. Due to another constrain of 3DI technology, 
which requires low temperature processing, poly-silicon or even amorphous material is 
deposited on top of a substrate first. These materials have very large defect density, which 
results in very low electron mobihties. Therefore, in order to improve the characteristics of 
these materials, several additional steps should be taken to improve their electrical 
characteristics. These steps, which include laser re-crystallization or electron beam re-
crystalhzation. will be discussed later. 
A.2.2. Chemical Vapor Deposition (CVD) 
Chemical Vapor Deposition (CVD) can be utilized to produce this second type of SOI 
structure. CVD can be employed to deposit silicon and various other compounds on top of a 
great variety of substrates. Versatihty of this powerful method for deposition of various 
materials is shown in Table A.4.n091 
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Table A.4. Some important material deposited by CVD methodt^ 
Insulators Si02, AI2O3, Ti02, Ta205, Fe203, Si3N4, SixNyHz, BN, SixOyNj, 
AlxOyNz 
Semiconductors Ge, Si (in all there forms, amorphous polycrystalline, signal-crystal) 
ni-V semiconductors: GaAs, GaP, AIN, AlP, AIAs, GaN, GaSb, InP, 
InP, InAs, AlGaAs, GaAsSb, GalnP, GalnAs, 
InAsP, GalnAsP. 
n-VI semiconductors: ZnS, ZnSe, ZnTe, CdS, CdSe, CdTe 
Conductors Metals: W, Mo, Al, Cr, Ni, Ta 
Silicides: WSi2, TiSi2, TaSi2, MoSi2, Doped-PolySilicon 
Superconductors NbsSn, NbN, Nb4N5 
Magnetic Materials Ga: YIG, GdIG 
Most these materials can be deposited at relatively low temperatures. For example. 
Aluminum could be deposited using this method at around 200O-3C)0°Cn ^ This feature of 
CVD is particularly useful for 3DI technology because high temperatures would result in 
diffusion of the impurities in the lower layers. Such a diffusion of impurities in lower layers, 
as it has been mentioned before, would result in the malfunctioning or destruction of 
semiconductor devices built on the lower layers. Moreover, a low temperature process 
minimizes the possibility of the process induced by crystallographic damage and wafer 
warpage. Further more, CVD technology make it possible to create both homogeneous and 
graded structures with excellent control in the composition of deposited materialsn09] 
Needless to say, these features could prove to be very valuable in fabrication of advanced 
microelectronic devices. 
CVD technology has been utilized to produce unusual solid solutions and alloys, which 
can not be obtained by any other methodni2] 71^5 is partially due to the fact that in CVD 
technology, both the chemical composition and physical structure of deposited material can be 
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engineered, i.e., by tailoring the chemistry of the reactions and changing the deposition 
conditions of the material involved. 
As one might expect from the name of this process, the components of a gas or vapor 
phase react chemically with the surface of the substrate to form a solid producL The final result 
is a thin film or thick coating of deposited materials. The deposited materials can be in any 
form; single crystalline, polycrystalline, or amorphous strucmre. The final structural form, in 
which the material is deposited, is determined by chemical agents and physical conditions 
present during deposition. Therefore, it becomes necessary to understand the physical 
conditions and chemical mechanisms involved in this process first; then using the knowledge 
gained, an attempt should be made to design proper devices to control the process. 
One should be fiiUy aware of the fact that CVD is different from the other physical 
deposition processes such as evaporation, sputtering, or MBE. This is due to the fact that there 
is always at least one chemical reaction involved in a CVD process; whereas, in other physical 
deposition techniques, no chemical reaction takes place. Therefore, understanding the real 
nature of a CVD process requires a good background in many areas of chemistry (including 
gas phase reactions, chemistry of free radicals, radiation chemistry, catalysis, and surface 
controlled reaction). In addition to considering all these areas in chemistry, one should not 
underestimate die importance of the physical conditions under which these chemical reactions 
are carried out in a CVD process. The physical conditions present in the time of deposition 
have a profound effect on the characteristics of a deposited film. Therefore, physical aspects 
of a CVD process, such as over all thermodynamics of the process. Kinetics of the gases 
involved, fluid mechanical consideration of the CVD reactor itself, heat transfer and it's 
associated problems in this process, possibility of the creation and the proper use of plasma, 
t ranspor t  mechan i sm o f  the  reac tan t s  and  the  byproduc t s ,  and  phys ica l  cons ide ra t ions  o f  f i lm 
growth phenomenon should be fiilly smdicd. Here in this paper, no attempt has been made to 
fidly cover all these aspects. A fiiU study of aU aspects of CVD process requires many 
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volumes. Nevertheless, a brief overview of some of the more important features of this 
technology, which relates to the subject in hand, follows. More detailed information regarding 
these process might be found in the references used for preparation of this reviewt^O^.l 13-141] 
CVD reactions could be classified as homogeneous, heterogeneous, or a mixture of 
both. Heterogeneous and homogeneous reactions are defined as follows 1^09] jf gasses 
involved in the reaction nucleate while they are in the gas phase and produce particle, the 
reaction is called homogeneous. However, if these gasses or vapors react with the surface of 
substrate and produce particles which keep the crystal structure of the substrate, then the 
reaction is heterogeneous. Obviously, a heterogeneous reaction is preferable to a 
homogeneous reactions in most applications. For example, it is more desirable to deposit 
crystalline silicon than an amorphous silicon film. 
A typical chemical reaction of a CVD process may include several steps, such as 
pyrolysis ( thermally induced decomposition), synthesis, oxidation, reduction, hydrolysis, 
nitrite and carbide formation, disproportionation, and chemical transport.n421 One example for 
each type of reaction is presented in Table A.5.fUsually, an ordered sequence of a few of 
these reaction types is required to produce a specific end product. Controlling each step of a 
CVD process is possible by variation of variables involved in that step, such as temperature, 
pressure, amount and quality of a catalyst, concentration of the agents involved in the reaction, 
and elimination mechanisms for byproducts. 
The energy required for the chemical reactions, involved in a CVD process, could be 
supplied by thermal heating, plasma, or electromagnetic radiation, which is usually in the form 
of ultraviolet or laser radiation. Higher temperatures in a CVD process generally lead to higher 
rate of deposition, higher density, and better structural crystallinity of deposited materials. 
Nevertheless, in an exothermic reaction, which is a reaction that produces heat, the substrate's 
temperature is kept below the temperature of other reactants involved in the process. This 
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method produces a yeild increase in an exotermic reaction. One should expect to do the reverse 
for endothermic reactions in order to increase the yield of the reaction. That is, in an 
endothermic reaction the temperature of the substrate is kept above the temperature of the 
reactants. 
Table A.5. Examples for some of the processes involved in a typical CVD process-H^S] 
Pyrolysis SiH4(g) -> Si(s)+ 2H2(g) 
Reduction WFe (g) + 3H2 (g) -> W (s) -I-6HF (g) 
Oxidation SiH4 (g) + 4N2O (g) -> Si02 (s) + 4N2 (g)+ 2H2O (g) 
Hydrolysis 2AICI3 (g) + 3C02 (g) + 3H2 (g) -> AI2O3 (s) + 6HC1 (g)+ SCO (g) 
Nitrite Formation 3SiH4 (g) + 4NH3 (g) -> Si3N4 (s) + 12 H2 (g) 
Carbide Formation TiCU (g)+ CH4 (g) -> TiC (s) + 4HC1 (g) 
Disproportionation 2Gel2 (g) -> Ge (s) + GeL; (g) 
Organometalic 
Reactions 
(CH3)3Ga (g) + AsH3 (g) -> GaAs (s) +3CH4 (g) 
Chemical Transport 
Reactions 
6GaAs (s) + 6HC1 (g) -> AS4 (g) + As2 (g) + GaCl (g) + 3H2 (g) 
It is possible to predict the feasibility and efficiency of a reaction for given temperature 
and pressure analytically using the laws thermodynamics[144]; nevertheless, an accurate 
thermochemical data bank for values of free energies ( AGf®), and enthalpies of formation 
(AHfO) for all the agents in the reaction is required. Moreover, one should note that these 
calculations could be made only for a reaction under thermodynamical equilibrium. Of course, 
chemical reactions of a CVD process are rarely at thermodynamical equilibrium state. 
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However, these calculations could serve as a first estimate for predicting the feasibility of the 
process. 
These thermodynamical calculations for CVD reactions are indeed very simple, if one 
has access to a reliable database of the constants involved in the reactions. First, one should 
look up the chemical formation energies (AGf®) of each agent in the reaction. Then the reaction 
energy could be calculated by: 
AGrO= ZaG? - ZaG^ Eq. A.1.1 
All products All reactants 
On the other hand constant of equilibrium (Kp) is given byn44]; 
UK' 
Kp - All I^UCE Eq. A. 1.2 
All Reactents 
for a typical reaction of CVD, which could be written as: 
a iA(g)+  a2B (g )+  a sC  (g ) . . . .  <=>  b iM (s )  +  b2N (g )  +  bsO (g)  Eq .  A .1 .3  
where P is the pressure of each compound in the reaction, and ai, bj are the coefficient of that 
particular term. Moreover, it should be noted that there should be only one compound in solid 
form existing in this type of reaction: ±e deposited film. Other compounds in the reaction 
should be in form of gas or vapor in order to be eliminated firom the reaction zone. 
Furthermore, the equilibrium constant (Kp) is related to the reaction energy asH^^]-
-AG° 
£:) 
Kp = e 2.3^rr Eq. A. 1.4 
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Therefore, by using Von't Hoff equation, one could find the enthalpy 
AH = RT2 d K 
d T 
Eq. A. 1.5 
where T is the absolute temperature oK. Now, if AH turns out to be a negative value, this 
process is exothermic, i.e., produces heat. However, positive AH means that this process is 
endothennic , i.e., it consumes energy. 
However, as it has been mentioned before, these calculations assume total equilibrium 
condition. In a real CVD reactor, chemical kinetics of the materials involved uifluence the 
overall process. Thus, the rate of deposition could be greatly influenced by factors such as: 
crystallographic orientation of the substrate, it's chemical composition, the surface site's 
density and geometry, and other physical features of the substrate's surface. The steps 
involved in kinetics of a heterogeneous CVD reaction could be classified asH^S]; 
1. Mass transport of reactant(s) to substrate 
2. Adsorption of reactant(s) on substrate surface. 
3. Chemical reaction (including surface diffusion) on surface. 
4. Desorption of product gas(es) from surface. 
5. Mass transport of product gas(es) away from substrate.['45] 
The slowest step acts a bottle neck for the entire process, so it controls the overall rate 
of reaction. For example, if the third step is the slowest of all the steps, overall process has to 
wait for this step to be completed. Further more, the speed of each step is related to the 
temperature. In the low end of temperature scale the surface processes (steps 2,3, and 4) have 
the slowest reaction speed; therefore, they control the overall reaction rate. As a result this 
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type of process is called "surface limited". In a surface limited process the dependence of 
reaction rate to temperature change is very large due to rapidly increasing surface states with the 
increase in temperature. On the other hand, at the high end of temperature scale steps one and 
five are slowing the overall process. The chemical reactions under these types of conditions 
are called "diffusion controlled" processes. One important characteristic of this type of process 
is a weak dependence to temperature when compared to surface controlled reactions. This fact 
could be observed in Fig. A.6. In this figure, the deposition rate vs. temperature has been 
platted for several gases, which normally are used for silicon deposition in a CVD process. 
It can be observed from this graph that different mechanisms are in control for different regions 
of temperature range. 
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Fig. A.6 Deposition rate of Si vs. Temp, for various source gases^^^l 
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Another important issue in CVD process is the transport phenomenon. Transport 
phenomenon of CVD covers areas, such as transfer of mass, energy, heat, and momentum to 
and from the substrate. Therefore a good understanding of this area is essential for controlling 
the process. These factors could influence the reactant access to the substrate. Moreover, 
these factors influence the temperature of the reactants, the elimination speed of the by-products 
from reaction zone, and transport of impurities inside the substrate. In a conventional CVD 
process, for example, convection, conduction, and radiation can each contribute to the heat 
flux. Convection's contribution stems from the flow of the gases; whereas, conduction's 
contribution depends on ±e type of gasses being used and their partial pressures. That is some 
materials are better heat conductors than the others. For example. Hi and He are much better 
heat conductors than say N2 or Ar. On the other hand, the flow of gases in the reactor, which 
directly related to heat convection, is effected by many factors such as: velocity of flow, 
pressure, system geometry, temperature and other physical properties of the gases and the 
vapors present in a CVD reactor. Finally, the contribution of the radiation should be taken into 
the consideration for temperatures above 400oCt''^l 
Another very important aspect of film growth, in a CVD technology, is nucleation and 
structural formation (i.e., crystalline, poly crystalline, or amorphous). As it has been 
mentioned before, the structural construction of the material determines, to a large extent, other 
phys ica l  p roper t i e s  o f  depos i t ed  mate r i a l s  such  as :  conduc t iv i ty ,  e l ec t ron  mobi l i ty ,  and  so  on .  
Usually, to deposit materials with good quality high temperatures are needed. 
A.2.2.1 • Various Forms of CVD 
There are many CVD technologies are available today. One way to classify CVD 
technologies is according to the way energy is supplied to the process. Currently, there are 
three major methods of supplying energy to the CVD process. One of the most popular 
methods of supplying energy to a CVD process is through thermal activation. That is, by 
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heating the gases and / or the substrates, the electron bonds in-between the reactants are broken 
and more surface sites become available for reaction. This process can be performed at 
different pressure ranges. The thermal energy could be supplied to the process by various 
methods, including: resistance heating, infrared radiation, microwave, or RF induction 
heatingt^ 19,146-150] 
The second method of supplying energy to a CVD process is through plasma.n5i-i^l 
In this case, a RF or DC induced discharge glow is used to initiate and enhance the process. 
This type of supplying energy to a CVD process is usually done for cases where low 
temperature processing is important; therefore, this paper suggests that this method of CVD 
process to be used for deposition of materials by in 3DI technology. This issue will be 
addressed in more detail later. 
Finally, a third way of supplying the energy to a CVD process is by using photons, 
electromagnetic radiation, with a very short wave length (ultra violate radiation). The photon 
energy could break the molecule apart and create the radicals necessary for the start of a 
reaction. This photons are absorbed by the electrons, which are holding the molecules 
together. The energy required for an electron, which holds two part of molecules together, to 
break free from its state can be supplied by a photon with energy E = hf. This leaves two 
radical ready for reaction. Due to quantum mechanical nature of this reaction, a photon should 
have at least an energy equal to or grater than the bonding energy. This means that in order to 
he be effective the wave length of the light used should be shorter than X= -g-, where E is the 
bonding energyt^^^"^^®]. Here let us review specific examples for each case. 
A.2.2.1.1 Atmospheric Pressure Chemical Vapor Deposition (APCVD) 
Atmospheric Pressure Chemical Vapor Deposition (APCVD)ni8,ll9]^ and Low 
Pressure Chemical Vapor Deposition (LPCVD)^^'^'^®! are the two main types of thermally 
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activated CVD processes. In the APCVD, the reaction chamber (called '"reactor") is kept 
slightly above normal atmospheric pressure. In order to achieve good uniformity for the 
deposited film, the pressure inside the reactor should be controlled. To control this pressure, 
the size of the exhaust opining is adjusted. The rate of film deposition in this type of CVD is 
controlled by ±e temperature and the reactors rate of flow. Similar to other thermally activated 
CVD processes, in APCVD heat is supplied by means of resistance heating, RF heating, or 
infrared radiations. 
The only advantage of this type of CVD over other types is the simplicity of the 
procedure. No vacuum pumps or other sophisticated equipments are needed; therefore, less 
capital is needed to semp such a process in comparison to other types of CVD processes. Two 
main disadvantages of these processes are the high temperature requirement to produce good 
quality deposited films and the homogeneous nucleation, which might contaminate the 
deposited film. As mentioned before, in a homogeneous nucleation reaction gases or the 
reactants nucleate while they are still in the gas or vapor phase. These particles precipitate 
everywhere, including the walls of the reactor. The particles precipitated from the previous 
processes on the wails of the reactor may react with the gases and reactants of another process 
and produce contamination for the CVD process. Special techniques are used to remove such 
unwanted particles from the walls of the reactor. 
A.2.2.J.2. Low Pressure Chemical Vapor Deposition (LPCVD) 
Low F*ressure Chemical Vapor Deposition (LPCVD) is very similar to APCVD. The 
only difference is the pressure range in which this process is performed. H16-150] When the gas 
pressure is lowered, the effect of the mass transfer rate increases in comparison to the surface 
reaction rate, making it possible to deposit highly uniform films in a closely spaced substrates 
placement. Therefore, the overall process become highly economical. Today, this process. 
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LPCVD, is one of the most cost efBcient technologies utilized in semiconductor industry to 
deposit various materials including, insulators, amorphous and polycrystalline silicon, 
silicides, and refractory metals. 
LPCVD's process mechanism could be explained as follows:n46] fhe thinner the 
slowly moving gas layer adjacent to the substrate, the higher the difftision rate of the gas and 
the greater the mass transfer from the gas to a substrate. On the other hand, a surface reaction 
rate mainly depends on the reactants' concentration and the deposition temperature. The 
di f f t i s i t iv i ty ,  D ,  and  boundary  l aye r  th ickness ,  a ,  a re  g iven  as r^^ l ]  
D = 
3 
CIT2 
1 
2.^2 Per 
Eq. A. 1.6 
and 
-1  
a = C7 
•XVn12 
- C3 Eq. A. 1.7 
in which, Ci, C2, C3 are constants. T is the absolute temperature, a is the collision diameter. 
M is the molecular weight, X is the distance from the leading edge of the boundary layer, V is 
the free velocity of the stream, and |i is the viscosity of the fluid. Table A.6 is briefly 
compares the characteristics of LPCVD process performed at 0.76 Torr (0.001 Atm.) with an 
APCVD process performed at 760 Torr (1 Atm.).n7l] 
As it can be observed from this table, the diffiisitivity of LPCVD is 1000 times greater 
than APCVD; however, LPCVD has a 3 to 10 times thicker boundary layer (d). Such a small 
change in the boundary layer thickness does not offset the huge diffiisitivity advantage of 
LPCVD over APCVD. Therefore, lower pressures in CVD process greatly enhance the mass 
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transfer rate, making it possible to closely place substrates. This creates a huge economical 
advantage for mass production. Moreover, the unusually high deposition rates achieved with 
LPCVD are credited to the fact that relative mole fraction of the reactant gases is large in 
comparison to APCVD. This is mainly as result of using little or no diluent gases in this 
process. 
Table A.6. A comparison between LPCVD and APCVDt 146,171] 
Gas Parameter LPCVD APCVD 
Pressure, P I 1000 
Diffiasitivity, D 1(X)0 1 
Velocity, V 10-100 I 
Density, p 1 1000 
Reynolds Number, RE 1 10-1000 
Boundary Layer Thickness, a 3-10 1 
Wafer spacing is an important factor in LPCVD. For example, the deposition rate of 
this process increases linearly with increased spacing; this is because more reactant is available 
for each wafer. Other crucial factors in LPCVD, which could effect the thickness uniformity, 
are the pressure, the temperature profile, and the flow rates. In order to achieve uniform 
thickness on each substrate, these variables might be adjusted. For instance, in a tubular 
reactor, by increasing the temperature or the pressure, one might increase the deposition rate 
upstream of the flow.H?!] This comes as result of thaving more reactant gases that would be 
consumed closer to the input valve, leaving less reactant gases for further away parts. Of 
course, one should expect the opposite effect by lowering the temperature or the pressure. 
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Similarly, one might affect the deposition uniformity by changing the rate of gas flow at a 
constant partial pressm«, or the size and the number of wafers, which are produced per run. 
The main advantages of LPCVD could be smmnarized as follows: 
- Substantially improved uniformity of the deposited films in compare to 
APCVD deposited films, due to better control of factors mentioned above. 
- Fewer defects in the deposited films due to much lower particle 
contaminations and pinholes as a direct result of cleaner hot wall processes, 
such as LPCVD. 
- Vertical positioning of the wafers that not only brings the costs down for 
mass production of the units, but also reduces the chance of co-deposition of 
homogeneously nucleated materials. 
Off course, the argmnent could be made that the greatest disadvantage of LPCVD over 
APCVD is its requirement for more complex equipments, such as complex vacuum pumps. 
Therefore, higher costs of accusation, maintenance, and repair are more for LPCVD than they 
are for APCVD. 
A. 2.2.1.3. Plasma Assisted Chemical Vapor Deposition (PA CVD) 
Some researchers have taken LPCVD one step further, utilizing the properties of a glow 
discharge plasma where highly reactive agents could be created towards the goals of a CVD 
process.ns 1-164] 1^5 particular version of CVD process is known as Plasma Enhanced 
Chemical Vapor deposition ( PECVD), or Plasma Assisted Chemical Vapor Deposition 
(PACVD). 
The plasma itself is usually created at pressures ranging from 0.01 to 1 Torr by 
application of an electric field on the gas molecules. This electric field breaks down the gases' 
199 
molecules into very reactive radicals. The form of this electric field could be RF, AC, DC, or 
even microwave, which is generated by a RF, AC, DC, or microwave sources, respectively. 
One should be advised to the non-equilibrium nature of plasma. That is, the reactants 
themselves might be at ambient temperatures, while their electron's effective temperature could 
be one or two orders of magnitude higher. Therefore, one should expect the chemical 
reactivity of these molecules, which have low temperatures themselves, to be almost as high as 
their normal reactivity when their overall temperature is equal to their electron temperature, 
since the electrons are mainly responsible for a chemical reaction. Consequently, using this 
technique, high temperature chemical reactions could be made to take place at lower 
temperatures. This feature of PECVD is extremely usefiil for the 3DI technology, since high 
temperatures could ruin the previously built layers. Moreover, low temperatures make the 
overall process more efficient. 
Many variables can effect the deposition rate and other features of deposited film in a 
PECVD process: 
- The power density of the electric field. 
- The distribution of the electric field's power density over the reaction zone. 
- The composition of the gases involved. 
- The distribution of the gases inside the reactor. 
- Temperature and its distribution inside the reactor. 
- Total pressure in the reactor. 
Major features that could be effected by these variables are the thickness uniformity and the 
crystalline structure of the deposited materials. Among the variables mentioned above, which 
effect the deposition rate and other features of the deposited materials in a PECVD process. 
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particular attention should be given to the distribution of electric field power density over the 
reaction zone. This is mainly due to the fact that the life time of plasma generated and highly 
reactive species is very short. Therefore, they should be generated very close to the desired 
reaction zone. 
A majority of the PECVD processes are performed at the temperatures ranging from 
250°C to 400OC under the overall pressure of 0.1 to 2 Torr.t^^^] Currendy, this method is 
very popular for depositing "inter-aluminum insulating layers in multilevel VLSI silicon circuit, 
secondary Passivition films of plasma silicon nitrite on semiconductor devices, and 
hydrogenated amorphous silicon layer for thin film solar cells"t'^2] Due to generation of the 
free radicals by electric field, this technique has a much higher rate for film deposition than 
LPCVD or APCVD. In addition, the overall deposited film has better features. 
An argument has been made in regard to ±e disadvantages of PECVD when compared 
with other types of CVD processes.^ This argument states that the overall complexity of the 
process and the reactions involved "makes the synthesis of Stoichiometric composition 
difficult"f9]. Furthermore this view points out that as a result of low temperatures (usually 
used in this type of CVD for deposition of the materials) gas molecules can become trapped 
inside the film. Another problem associated with Plasma Enhanced CVD is the radiation 
damage to the devices (such as MOS), which has been already built on the substrate. Most of 
the complications associated with radiation damage caused by Plasma Enhanced CVD can be 
eliminated by a thermal annealing after the deposition. 
Recently, a new method for creation of plasma for PECVD has been 
introducedt^^^'^^^l This new method allows one to deposit the films at very low temperatures 
with high deposition rates. In this process the plasma is produced by resonance of microwave 
radiations and electrons through a microwave discharge process in presence of a strong 
magnetic fieldn72] xhis means an Electron Cyclotron Resonance (ECR) source of ion is 
employed to generate the high density plasma needed for this process.t^^2-l74] -phe high 
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deposition rate that could be achieved at low temperatures in this procedure might prove to be 
veryusefiil for 3 DI technology. 
A.2.2.1.4. Photon-Enhanced Chemical Vapor Deposition (PHCVD) 
Let us review a recently introduced version of CVD process before reviewing a few 
specific examples of depositing key materials by CVD processes that can be adopted for 3DI 
technology. This method of CVD processes is called PHoto-enhanced Chemical Vapor 
Deposition or PHCVD. PHCVD utilizes very short wave electromagnetic radiation to release 
the bonding electron in a chemical compound (these radiations are usually in the range of short 
ultra-violate part of spectrum). As a result, highly reactive radicals are generated.H65-170] 
These radicals react with the surface of the substrate to produce deposits of the desired film. 
Usually, mercviry vapor is mixed with the gases in the reactor to act as photosensitizer. 
The molecules of the mercury vapor, having been mixed with the gases inside the reactor, 
become excited by a very high intensity quartz mercury resonance lamp with a radiation wave 
length of 253.7 nm. Next, these excited species collide with the other molecules in the reactor 
and transfer their energy to them. This generates free radicals and initiates the CVD process. 
This process continues as long as the mixture of the gases is exposed to the light source. 
This promising and versatile version of CVD can offer several advantages over other 
types of CVD processes for 3DI technology. The most important advantages of this process is 
the low temperature requirement for film deposition. Most materials can be deposited with the 
help of this technology at around I50°C. There has been a number of reports indicating that 
most key materialsin the area of IC fabrication has been deposited at this temperature using 
PHCVD technology, including 5102^^66.167,170]^ Si3N4n65,l69] jmd Silicont'68] it has been 
noted that the radiation damage in PHCVD is significantly less than the radiation damage 
caused by PECVD.n75] 
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At this point, let us consider some of the problems facing this technology. One of the 
first barriers that PHCVD technology needs to overcome is the unavailability of economically 
sound and commercially available production equipments. The need to use mercury vapor in 
order to achieve reasonable rates of deposition may pose another problem. This is due to the 
fact that mercury atoms could act as an impurity in the deposited film; therefore, the effect of 
this impurity should be fully taken into the account in designing a process. Moreover, current 
research concentrates on photolysis without the introduction of mercury. There has been some 
achievement in this area by utilizing very intense radiation of a high energy photon in the far 
end of ultraviolet range of the spectrum.['741 
A.2.2.2. Depositing Kev Materials at Low Temperatures Using CVP Process 
Here, let us briefly review the most common procedures and conditions under which 
some of the key materials are deposited on the substrate. Since insulating materials have a wild 
spread applications, it will be considered first. Next the deposition of semiconductors will be 
reviewed in some detail. In the final part of this section, deposition of metals, metal alloys, 
and silicides will be presented. 
A.2.2.2.1. Deposition of Insulators 
Today, insulating materials that have been deposited by various forms of CVD 
technologies function as capacitor's dielectrics, protective coatings, thinox, field oxides, inter-
metal insulators, and so Some of the chemical reactions used for producing 
insulators are listed in Table A.T.H^S] 
Even though, there are several reactions that could be adopted by a CVD procedure to 
deposit Si02 on a substrate; the most common way of depositing Si02 films on a substrate is 
by reaction of silane (SiH4) and oxygen (O2), which have been diluted in N2, at about 300-
450OC. This material, Si02, can be deposited at lower temperatures of about 250 to 350°C by 
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PECVD 178-183] 1^5 technique is currently utilized to deposit an 
insulating film in-between two layers of metal in multilevel VLSI structures. The reaction 
involved in this type of CVD is as followsrC^^l 
SiH4 + 2N'>0 0-^-2 Torr. ^ ^ 
250-350OC - _ -
Since low temperature processing is very essential for 3DI technology, this last process might 
be utilized for depositing all the oxide layers in this technology. 
Eq. A. 1.8 
Table A.7. CVD reactions to produce insulator materials.t^^^l 
Product Reaction 
SiCh SiH4+02 Si02 + 2H2 300-500OC 
Si02 
Ar 
Si(OC2H5)4 > Si02 + 2H2O + 4C2H4 
SiCh SiX4 + 2Ho + 2CO2 > Si02 + 4HX + 2CO 
• 1200°C 
SixNyHz 
-,c^ Tr -^VT Nt & plasma & 0.5 Torr .r rr rr 
3S1H4 + 2N'>—=— > SixNyHz + xH-* 
250-500OC ^ 
Si3N4 
3SiH4 + 4NH3 & H2 ^ ^ 24H7 
750-1000OC 
Si3N4 
NHi & H2 
3SiCl4 + 4NH3—^Si3N4 + 12HC1 
750-1IGQOC 
Ai203 
N-> & 0? 
2A1(0C3H7)3 AI2O3 + H2O + CxHy 
AI2O3 AI2CI6 + 3CO2 + 3H-7 < — > AI-7O3 + 6HC1 + 3C0 900-1200OC 
(Si02)i-x (P205)x (l-2x)SiH4+2xPH3+3[02j (Si02)i-x (P205)x+[H2] 
(Si02)l-x (B203)x (l-x)SiH4+xB2H6+2[02] ^ ^^^>(Si02)i.x(B203)x mi] 
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Similarly, to deposit nitrite (which acts as impurity hairier) and oxynitride of silicon 
(which usually fiinctions as insulator) APCVD or LPCVD procedures are most commonly 
used. Si3N4 is usually produced from NH3 diluted silane, or from diluted SiCU in 
1^8.146-147.185] These reactions could be carried out at temperatures ranging from 800 
to 900°C by APCVD or LPCVD techniques. In order to produce Si3N4 at lower temperatures 
and finer quality, one might use the reaction of dichlorosilane and NH3 in a LPCVD process. 
The reaction temperature is around TOO-SSOoC.t^^^l To produce SixNyHz, on the other hand, 
one might utilize PECVD process and the reactionr^S 1-154. 156. 158-161. 163.176-177. 179-183, 
187-190] 
As it can be seen in this reaction formula, the reaction temperature is around 250-500°C, 
making it very attractive to the low temperature processing requirement of 3DI technology. 
A.2.2.2.2. Deposition of Semiconductor 
Now, let us consider deposition of silicon, which is another key material in fabrication 
technology. Silicon may be deposited from many a large variety of materials through many 
different versions of CVD process. For example, silane (SiH4), monochlorosilane (SiClH3), 
dicholorosilane (SiCl2H2), tricholorosilane (SiCl3H), or the tetracholorosilane (SiCU) aU can 
be used in a CVD process for depositing silicon. The formula for some of these reactions is 
given belowiH^l] 
SiH4 +NH3 250-500OC 
0.2-3 Torr. 
> SixNyHz + H2 Eq. A. 1.9 
H"? & plasma & 0.5 Torr 
S1H4 ^  
200-300OC 
> 2H2 + Si (amorphous) Eq. A. 1.10 
SiH4 
& He 
> 2H2 + Si (heteroepitaxial) Eq. A.l.ll 
8OO-IOOO0C 
SiCU + 2H2 <• 
H2 
> 4HC1 + Si (homoepitaxial) Eq. A. 1.12 
1200OC 
205 
Hi 
SiClsH + H2 < > 3HC1 + Si (epitaxial) Eq. A.1.13 
12000c — 
As it could be noticed from these reactions, in order to deposit silicon at lowest 
temperatures possible, one has to use silane (SiH4), which is relatively expensive in compare 
to other materials. Moreover, the deposited material is in amorphous form. It is well known 
that the amorphous silicon has an inferior electronic characteristics. On the other hand, the 
other reactions have very high temperatures, which are Qot suitable for 3DI technology. 
Polycrystalline silicon has electrical characteristics that are better than amorphous and worse 
than single crystalline silicon; however, it could be deposited at lower temperatures, which 
could meet the low temperature requirement of 3DI technology. To deposit polycrystalline 
silicon ( polysilicon) , the same source material, SiH4, can be used with the same basic 
reaction. However, the temperature of the reaction should be raised to a 600-800°C range and 
pressure should be dropped to 0.1 to 1 Torr range.n9ll Most processes choose their operating 
temperature to be 625°C for this purpose. There have been some reports that suggest the 
material deposited with this method at 650°C temperature had a thickness uniformity of better 
than 5%, which is considered to be good. Further more, the report indicates that growth rates 
were 10 nm per minute.n^U Nevertheless, silane is not the only material used for deposition 
of a polysilicon layer; other materials such as dichlorosilane (SiCl2H2) might also be used for 
deposition polysilicon. The reaction for dichlorosilane is as follows: 
SiCbH^ + Ho > Si + 2HC1 + Ho Eq. A. 1.14 
It is possible to dope the polysilicon layer while it is being deposited. This is usually 
done by mixing B2H6, PH3, or ASH3 with Lae gases in the reactor along with the other gases 
required for deposition. However, one should note that the doping of the material being 
deposited usually changes the growth rate of the depositing film as well as the overall 
uniformity of the film.f^^^l 
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A.2.2.2.3. Deposition of Metal and Allovs 
Last but not least, let us review the deposition technique of metals, metal alloys, and 
metal silicides. There are three major CVD processes commonly used for depositions of the 
metalsrHis. 192-193] 
1. Organometallic compounds' pyrolysis. 
2. Metal compounds' reduction, the halides' especially. 
3. The process of chemical transport. 
Let us start with tungsten, which is one of the most common metals used in the 
semiconductor fabrication technology. Recentiy, this metal has gained special importance in 
multilevel VLSI technology, where it has been utilized as refectory conductor.! 
Moreover, timgsten's many desirable characteristics make it an ideal metal for self-aligned 
technology. It is also considered to be a good diffusion barrier and could function as gate 
metal in MOSFETs, MESFETs, and many other devices. In addition the Schottky barrier of 
this metal will be used in this paper for specially architectured devices, designed for 3DI 
technology. Even though, tungsten has greater resistivity than aluminum; its lower metal 
migration tendencies, higher temperature stability, higher resistance to corrosion, and closer 
resemblance of it's thermal expansion coefficient to silicon's usually makes it more desirable 
than aluminum. Nevertheless, aluminum is still being used for other purposes in the 
fabrication technology. 
CVD of tungsten is normally achieved by one of these three methodsrt^Ol] 
1. Non-selective reduction: H2 reduces WFe at high temperatures.n96-l981 
2. Selective reduction: H2 reduces WFg at low temperatures.!'92-200] 
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3. Selective displacement of W by Si in WFe: WFg is reduced by substrate's Si to 
form S1F4 in the gas 
The first method utilizes the well-known reaction of Hydrogen with metal halides to produce 
the desired metals, in this case ningsten:tl96-l98.201] 
450-700OC 
WFe + 3H2 —^ Torr—^ ^ A..1.15 
As it can be seen in ±e equation above, this reaction is performed at temperatures between 450 
to 700°C under one Torr of pressure by a LPCVD process. 
The second method uses the same reaction at at temperatures below 400°C. In such 
low temperatures, hydrogen that has been adsorbed on the insulator surfaces would not be able 
to go through catalytic dissociation to generate atomic hydrogen; however, it still could be 
dissociated on Si and tungsten. Therefore, this method is good for thickening the thin silicon 
films deposited with the other methods, including the next method which will be presented 
shortly. 
One should note in these two methods tungsten is reduced by hydrogen and not by the 
silicon; therefore, no silicon of ±e substrate is consumed. Moreover, the only difference 
between the last two methods is the temperature. As a result, by increasing the temperature, 
WF6, or the deposition timing tungsten might deposit everywhere on the substrate, losing the 
advantage of the selectivity in the second process. 
The last method is based on the reduction of tungstenhexafloride (WFg) by the 
substrate's silicon. The method is based on the following reaction:C^OI] 
300OC 
2WF6 + 3Si Q 64 Torr ^ Eq. A.1.16 
As it can be seen from the above formula, this reaction is performed by a LPCVD 
process at 300oC temperature and 0.64 Torr of the pressure. Several important facts about this 
reaction should also be noted. This reaction is highly sensitive to substrate surface cleanness. 
208 
the surface should have very few negative oxides.t^Oll ^ second fact about this reaction is that 
two volumes of silicon on substrate are consumed for each one volume of tungsten generated. 
This means that the substrate surface where this reaction has taken place goes lower than the 
rest of the substrate. Finally, it should be noted that this reaction is self limiting, that is only 10 
to 15 nm of tungsten could be deposited by this me±od. If thicker layers of tungsten are 
required, the second method, which has been described above, could proceed this method for 
thickening the deposited tungsten layers. 
Most other metals and metal alloys could be deposited by various form of the CVD 
processes; nevertheless, only A1 and Mo are currendy deposited for commercial purposes. 
The deposition process for Mo is very similar to that of tungsten, since Mo is prepared from 
MoFe- However, aluminum has completely different CVD deposition processes, due to 
problems associated with the aluminum.t202-203] 
A.2.2.2.3.1. Deposition of Aluminum 
There are a few processes available for deposition of aluminum. In one of the most 
promising ones, aluminum is deposited from tri-isobutyl aluminum ( [(CH3)2CH-CH2l3Al ), 
called i lBAL, by LPCVD process using following reactions:t2041 
(CH3)2CH-CH2]3A1 
50-150OC 
>[(CH3)2CH-CH2J2A1H + (CH3)2C=CH2 Eq. A. 1.17 
and then this reaction follows by a second reaction: [204] 
[(CH3)2CH-CH2]2A1H 
220-330OC 
> A1 + I H2 + 2(CH3)C=CH2 I Eq. A.1.I8 
This method of depositing aluminum has overcome most of the drawbacks of 
conventional techniques for depositing aluminum. [202-203) jjig advantages of this technique 
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are the its conformal coverage of the substrate, high wafer throughput, and production of 
surfaces with few surface states. Furthermore, it has been reported that this method of LPCVD 
for aluminum produces excellent adhesion to the substrate, very good chemical purity, low 
contact resistance, and high electrical conductivity. Nevertheless, two major problems remain 
in aluminum deposition technology. The first one deals with electromigration, and aluminum 
is especially notorious for this problem. The second problem is the aluminum silicon inter-
diffiision. These problems could be reduced considerably by techniques, such as placement of 
a diffiision barrier in-between aluminum and the silicon.POS] 
A.2.2.2.4. Deposition of Metal Silicide 
In the last part of this discussion about CVD of conductors, let us briefly overview the 
CVD processes for deposition of metal silicides. Metal silicides are considered to be one of the 
most important replacements for metals in semiconductor industries. They have generally good 
adhesion to the silicon substrates, excellent conductivity, few interface states, favorable 
characteristics for dry etching, and good stability in high temperatures.[204-2061 Some of the 
most import metal silicides currently used in semiconductor industry are: TaSi^f^®^"-*^^- . 
WSi2n95.2I0-211.209]^ TiSizt^l^. 209]^ jmd MoSi2t2l3, 209). 
Even though, these silicides can be prepared by E-Beam Evaporation, or Magnetron 
SputteringC^^"^!; LPCVD process is more advantageous in terms of step coverage, material 
purity, shrinkage, stress, and composition control of the deposited material.^^O^l 
Among all the metal silicides, tungsten silicide (WSi2) and titanium silicide (TiSix) 
have the most developed technology. Tungsten silicide is prepared at a 330-370OC temperature 
range under 50 to 300 mTorr of pressure by LPCVD technique. The chemical reaction for 
preparation of this material is shown below:[205-206.210-211,215] 
210 
330-370OC 
^6 2SiH4 300mTom> ^Siz 6HF + H. 
and titaninm silicide can be prepared at a 300 to SOQoC temperature range by the PECVD 
process from the reaction of SiH4 and There have been some reports 
indicating that bulk resistivity of 30 to 60 cm for tungsten silicide (WSiz) and 15 to 20 
}iiki-cm for titanium silicide (TiSix) has been achieved.t205-206.2l0-2l3, 215] Incidentally, the 
bulk resistivity reported for TiSix is the lowest of all reported bulk resistivities for any 
refractory metal silicides to the time this paper was being prepared, 
However, these are not the only metal silicides available; many other metals form metal 
silicide with silicon. Table A.8 categorizes the metals in terms of their ability to form metal 
silicides.t-^^1 As shown in this table most metals in the lower left part of the periodic table can 
form metal silicide with silicon. 
Table A.8. Periodic table of silicide formation.All the metals form silicides except 
those written with a shadow font, such as Those metals that from 
silicide by solid-state thermal reaction at comparatively low temperatures are 
underlined, such as W.[- ^ 8] Also, the rare earths Gd, Tb, Dy. Ho, and Er 
also form silicides by low-temperature solid state reaction, 
u Be 
Ka Mg AJ 
K Ca Sc H y Cr Mn Fe Co Ni Cu Zii Ga Qe 
Rb Sr Y Zr Nb Mo Tc Ru Rh Pd Ag Cd III 3x1 3 b 
Cs Ba La Hf Ta W Re Os IT Pt Aa Hg T1 Pb Bi 
Eq. A. 1.19 
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A more detailed discussion about metal silicides and their production techniques has 
been presented by Murarkaf^l^l. 
A.2.3. Planarization Technology 
Another important requirement for the development of 3DI technology is planarization 
technology. Due to the many steps of processing for each layer of integrated circuit, the 
substrate surface can become too uneven for successful completion of lengthy processing steps 
necessary for construction of subsequent layers, such as lithography. Fig. A.7 clearly 
demonstrates the requirement for some sort of planarization technique for 3DI 
technologiest220] 
Fig. A.7. Cross section of a 5 layer substrate (a) 
without (b) with utilization of planarization 
technology.[220] 
212 
A wide range of planarization techniques have been developed in recent years; 
however, most of these techniques are not totally compatible with the requirements of 3DI 
technologies. Each technique offers its own unique advantages, which is packaged with the 
associated problenos of that particular technique. Like many other engineering problems, 
compromise should be made before incorporating these techniques into a 3DI technology. 
It would require several volumes to cover all the aspects of planarization techniques 
with reasonable detail; therefore, it is impossible to cover all the planarization technologies in 
this paper. Moreover, many of the planarization technologies available today are not 
compatible with the requirements of any 3DI technology . Nevertheless, a few of these 
techniques, which have great potential to be incorporated in a 3DI technology, will be 
introduced in this paper. One does acknowledge, however, that further developments should 
be made in some of these techniques to make them more compatible with 3DI requirement. 
Before considering some of these planarization techniques, let's define planarization in 
a more scientific and mathematical language. In order to do this, let's consider Fig. A.S.f--'! 
Planarization could be defined as the difference in the heights of a feature before and after the 
planarization process divided by the height of the same feature before planarization process. 
Therefore, the degree of planarization in Fig. A.8 could be written as:[--n 
As it could be seen from Fig. A.8 all the features of a substrate won't achieve the same 
degree of planarization for a given planarization process. This fact leads to the introduction of 
several concepts in planarization technologyf22ll. One of the concepts resulting from this fact 
is the regional or local planarization. Local planarization is a term that refers to quality of 
planarization over one or few devices. Usually in this type of planarization, the area of interest 
is limited only to few [im^. Local planarization deals with the filling of holes on the substrate. 
Eq. A. 1.20 
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smoothing the raged edges of oxides, and so on. Another planarization concept deals with 
overall planarization of the substrate itself. This type of planarization interpretation is called 
global planarization. M. W. Horn has defined the boarder line between these two 
planarization concepts, for current state of technology, to be 10 |im2.[22l] 
Local ounanzanon (s 10 pm) 
{smootninQ and Wmq) 
Array ifu 
Global piananation (2 to pm) 
Fig. A. 8. Global and local planarization. [--11 
A few of die more popular planarization processes with better local planarization 
results are listed below: [^••2281 
1. Thermal reflow.[222] 
2. Deposition by bias Sputtering.[223] 
3. Biased CVD.[224] 
4. Biased PECVD, utilizing Electron Cyclotron Resonance (ECR).t225] 
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5. Spin on glass.[226] 
6. Use of Polymers, especially Poly amide. 1^27] 
7. Fusion Flow of BoroPhosphoSilicate Glass (BPSG).[-281 
Similarly, Global planarization could be best achieved by Sacrificial Etchback (SE)1221. 
229-230] or Chemical-Mechanical Polishing (CMP)t22i. 231-2361 methods. Let's take a closer 
look at a few of these techniques. 
A.2.3.1 • Spin On Laver Planarization Technique 
Spin On Layer technique utilizes the principle that molten and viscous materials 
planarize a topography by their flow. The main forces that effect the flow of materials at low 
rotational speeds are the capillary force and the force of gravity; however, the force of gravity 
is negligible when compared to capillary forces for most coating materials. By applying the 
principles of fluid mechanics to the flow of a viscous material and ignoring the negligible 
effects of the force gravity, an equation could be driven to estimate the degree of 
planarization:t237] 
P  =  F ( x )  =  F  
f 1-3 ^ 
' t 7 h^ ^ 
Eq. A.1.21 
77 w 
t = Time spent on the planarization process 
Y = Surface tension. 
ho= Initial film thickness. 
ri = Viscosity. 
w = Width of feature being planarized. 
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The function F(x) in the above equation is a feature dependent function; its value is 
very close to zero for x« 0.1 and very close to one for x» 0.1. This function is 
monotonically increasing and has a sharp slop for values less ±an O.OlJ^n One might 
observe from the above equation that planarization is inversely related to fourth power of the 
width of the feature being planarized. As a result, the larger the width of the object the lesser 
the capillary force and the degree of planarization. Therefore, this method is better suited for 
local planarization than for global planarization. The empirical results also confirm this fact. 
Fig. A.9 clearly demonstrates that the degree of planarization decreases with an increase in 
width of the trench. [221] 
Fig. A.9. "Planarization vs. Trench width for 2 pjn thick film of different organic layers 
(trench depth - 1.2 |im)"[-21] 
A.2.3.1.1. The Dependence of the Meterixd Characteristics on Spin Coatine 
Planartalion 
Two other variables that could be manipulated (by changing the material used for 
coating) are the film viscosity (r|) and the surface tension (y) between the substrate surface and 
too 
ConvemioiuJ 
resoi 
100 200 300 
Titaca Widlh (lun) 
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the coating material. Therefore, utilization of appropriate organic materials, such as polyamid, 
the surface tension will increase by a factor of 2 or 3.^2271 Similarly, viscosity could also "vary 
by two orders of magnitude, depending on temperature, structure, molecular weight, and 
polydispersity"t238] Obviously, the more time spent on the planarization process, the higher 
the degree of planarization that could be achieved. This fact could be concluded from the above 
formula as well. Fig. A. 10 and Table A.9 present empirical data for the relationship between 
time spent and the degree of planarization.f239] 
Table A.9. "Percent Planarization Versus Leveling Time for Epoxy A Film"t^^] 
Leveling Time Planarization (%) For gap width: 
(Sec) 75|im 250|im lOOO^un 
0 2 2 1 
15 53 19 11 
30 73 26 22 
60 85 37 36 
120 88 50 50 
600 95 72 70 
It should be noted that several assumptions have been made in driving the last 
equationJ-2^1 For example, an assumption was made that the liquid is a viscous and a 
Newtonian liquid. However in most cases, the organic materials used for coatings are not 
Newtonian. Both the viscosity and the surface tension of these liquids is a function of time 
and temperature.t22l] Therefore, the optimum leveling time should be determined by 
experimental means. Nevertheless, the results of this formula could be used as a first 
approximation. 
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Fig. A. 10. Planarization plot of the 75,250, 1000 nm gap widths vs. time for epoxy A 
film. [239] 
Another assumption in driving the previous equation was that the main propelling force 
of this planarization process was the capillary force. This is the case when the rotation 
does not generate significant centrifugal force, like in the case of disks at stationary or very low 
RPM ( Revolution Per Minute) situations. With high rotational speed, which generates 
significant centrifugal force, die centrifugal force should be taken into considerations as well. 
Usually, if the centrifugal force becomes the dominate force in this process, a conformal film 
profile will be generated; on the other hand, dominance of capillary and gravitational forces 
results in a planner profile.[239] Even though, the force of gravity is usually discounted due to 
the fact that this force becomes insignificant for gap widths of 5000 |im or less. [239] 5000 pjn 
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is an extremely large dimension in fabrication technology; gaps usually have width of just a 
few microns or less. 
A.2.3.I.2. Spin Rate Considerations 
The concept of critical width has been suggested by L. E. Stillwagon to account for 
interaction of these two main forces: centrifugal and capillary.^^39] 7^5 critical width, Wc, is 
defined as the width for which the centrifugal force is equal to capillary force. It has been 
observed that for gap widths larger than Wc the film profile, resulting from a spin coating 
process, is conformal. On the other hand, for gap widths much less than Wc the film profile is 
more plaimer. This is another indication that spin coating performs much better for local 
planarization than for global planarization. A formula has also been suggested for determining 
the critical gap, Wc, as a fiinction of angular velocity ) and the distance form center of 
rotation: t239] 
If typical values for the variables in the above equation are chosen, then the value of 50 
|im will result for Wc. That is, if y is set to 30 dyn/cm, co to 420 rad/sec, r to 2.5 cm, and h is 
chosen to be equal to l|im, then the calculation results in 50 pm for Wc.t2391 Here, it should be 
reminded that this result is for Newtonian fluids; nevertheless, the result are applicable to non-
Where. 
Y = Internal tension, 
h = Depth of the gap. 
5 = Density of the material used for coating. 
CO = Angular velocity. 
r = Radial position from center of rotation. 
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Newtonian fluids with good consistency.[239] Also, it should be noted that the above 
discussion is for isolated gaps and not for closely spaced gaps. In case where the space 
between the gaps is smaller than the gap itself, no clear consensus exist on what distance 
should be taken as the gap size; ie. the distance between the gaps, the gaps width itself, or any 
combination of the two. 
A.2.3.1.3. Organic Materials in Spin Coating 
Organic materials are good candidates for spin coatings. This is partially due to their 
high viscosities. Among the most popular organic materials used for spin coating are: 
- Polyamid[22Tl 
- Triarylsulfonium hexafluoroantimonate[239] 
- 3,4 epoxycyclohexyhnethyl-3,4-epoxyclohexane (epoxy A)[239] 
The major disadvantage of using the organic materials in semiconductor industry is 
their low thermal stability. Most organic materials available today melt or decompose below 
500°C.t^^l Table A. 10 compares the properties of Hitachi's PIQ polyamid with some of the 
odier non organic materials used for coating.^^^^^ 
A.2.3.2. BQROPHOSPHQSILICATE Glass (BPSG) Planarization 
Another popular technique for planarization is deposition of borophosphosilicate glass 
(BPSG). A new technique proposed by Warner Kem and Jim Hartman presents the possibility 
of simultaneous deposition and fusion flow planarization of BPSG in a specially designed 
CVD reactor.t228] 1^5 method operates at temperatures in the range of 800-875°C for a very 
short period of time (less than 15 minutes) to both deposit the glass, and complete the process 
of fusion flow planarization. Therefore, this process causes very little damage to the lower 
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layers. The only disadvantage of this method is its requirement for 800-875OC operating 
temperatures. Even though, these temperatures are needed for very short period of time; 
accumulated effects of planarization for several layers could add up to destroy the devices built 
in the lower layers. 
A new planarization process has recentiy been proposed for Si02 fiims.t^^OI xhis 
process combines the PECVD and Reactive Ion Beams (RIB) procedures in order to deposit 
planarized Si02 films. The reactor for this process is shown in Fig. A. 11 .[240] 
Table A. 10. "Comparison Between Properties of PIQ and Some Inorganic Materials"t--^1 
Material Coefficient Young's Tensile Thermal Melting Dielectric Dielectric Volume 
of thennal module of Strength Conductivit Point constant breakdown resistivity 
e x p a n s io n  e l a s t i c i t y  x  1 0^  y  (OQ s t r eng th  ( cm)  
X106(OC) XIO^ (gfcm-2) (Vcm"!) 
(fffcm-2) cm s °C 
PIQ 20-70 300 1.7a 0.4 450-
500^ 
3.5-3.8 106 10^6 
Si 2.3 1.6 120 72-340 1420 11.7-12 I05 _ 
Si02 0.3-0.5 0.7 1.4 5 1710 3.5-4.0 106-lo"^ >10 '6  
Si3N4 2.5-3 1.6 6.4 28 1900 7-10 lO^-lO^ 10 I 2  
AI2O3 9 3.7 28 78 2050 7-9 10^ lO''^ 
A1 25 70 0.7-1.4 570 660 - - 2.5X10-6 
^ Limit of tensile strength. 
Temperature of decomposition. 
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Fig. A. 11. A CVD reactor proposed by Huo et al. for Planarization of Si02 films, 
In the above CVD reactor (designed for this process) the RF power supplier, connected 
to both the substrate and ±e shower head, has a frequency of 13.56 MHz and the maximum 
output power rating of 600 to 700 W.[240] ^ ^an be seen in Fig. A. 11, there are six gases ( 
SiH4, N2O, N2, Ax, CH4, O2) in addition to tetraethylorthosilicate (TEOS) that are utilized in 
this reactor. Most of the reactor's physical variables, such as pressure, RF power, flow speed, 
and the deposition timing are controlled by the reactor's own microprocessor, in order to 
precisely control all these variables. In this process, typically the substrate temperature is kept 
at around 320-370 0(3 [2401 Unlike the convendonal methods, where the shower head has a 
negative bias and the substrate is grounded, in this process a negative bias is applied to the 
substrate. By biasing the substrate, one increases the potential difference between the substrate 
and the plasma. It has been reported that this potential difference could be as much as 25 times 
greater than the potential difference of an unbiased substrate.[2401 larger the potential 
difference between the substrate siuface and the plasma, the larger the energy of ions that are 
bombing the substrate surface. This greater energy leads to better step coverage.t^^O] it 
been shown that the best compromise between the least amount of radiation damage to devices 
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already built on the substrate and the degree of substrate planarization could be achieved at 
around -480.0 V of substrate bias, for the reactor shown in Fig. A.12.[240] jjje biggest 
disadvantage of this method over other methods is the radiation damage. Fig. A. 11 presents a 
sample of a planarized substrate with this method. [240] 
Fig. A. 12. "SEM micrographs showing cross sections of planarized 
Si02 films by employing SiPLj. and N2O precursors"[240]. 
A.2.3.3. Planarization using Amorphous Carbon fa-C.'HI 
Another PECVD procedure utilized for planarization purposes is the PECVD of 
amorphous carbon ( a-C:H) films.[--l--'^'"2431 Due to the low bias potential (usually less than 
25 V) used in this procedure for the deposition of amorphous carbon (a-C:H) films, little 
radiation damage to the lower lower is caused. Moreover, in this method the film of 
amorphous carbon (a-C;H) can be deposited at very low temperatures (usually around 
50°c).[221] it is apparent that such low temperatures do not destroy the previously built layers; 
therefore, this method, which is in its infancy at the present time, has great potential for 
utilization in 3DI technology. 
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One other technological advantage of this method is it's high deposition rate, even in 
low temperatures. The deposition rates of 300 to 800 nm per minute have been reported for 
this technique. Nevertheless, it should be noted that a hardening step after deposition may be 
required in order to prepare the deposited materials for subsequent steps. ^ ^43] 
It should also be mentioned that the deposited fihns with this technique are compatible 
with a majority of resist systems.This fact presents a great technological and economical 
advantage for this technology, since there is no need to develop a new resist system for this 
method. In addition, it has been reported that this technique has been effective to produce a 
good local and global planarization profile. 1221] 
A.2.3.4. Sacrificial Etchback CSE) Planarization Technique 
Sacrificial Etchback (SE) presents yet another popular method for planarization.[221. 
229-230] TTjis planarization technique is based on the fact that the resist materials are better 
planarize than the insulator layers themselves. Therefore, after a thick coating of insulator film 
is deposited; the resist material is spun on top of the deposited insulator. Later, using Reactive 
Ion Etch technique, the resist and the insulator itself are etched back by 1:1 ratio. Using this 
way of etching back all the resist, a planarize surface of the insulator is achieved at the same 
time. 
Even ±ough, at die first glance this method seems to be flawless; there are a few 
potential problems associated with this method as weU.[22i] The main problem associated with 
this method is that it can not provide global planariztion. Utilizing multiple resist layers 
reduces or eliminates most problems associated with this method and provide "a perfect 
planarization"[229] procedure.[229-230] pjg A. 13. presents schematic diagram of a 
planarization process using several methods including multiple resists, biased deposition, and 
sacrificial etchback processes.[229] xhis process, shown to have excellent results, is described 
in detail by Shinji et. el.[229] 
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Fig. A. 13. Schematic diagram of dielectric planarization process, using bias sputtered Si02 
and etchback.t—9] 
A.2.3.5. Qiemical-Mechanical Polishing (CMP) 
Finally, the Chemical-Mechanical Polishing (CMP) is the last planarization technique to 
be reviewed here.t22l. 231-236] 'pjus technique could be utilized to planarize oxide, metal, and 
polysilicon surfaces. This technology can achieve better global planarization than local 
planarization. The performance of this technique for different feature sizes has been studied by 
Uttecht et al.t236] ^ polishing machine is shown in Fig. A. 14.[244] 
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Again, there are a few problems associated with this technique, too.t22l. 229-236] o^e 
of the biggest problems is over-polishing. This is due to difficulty in controling an exact 
polishing depth. Contamination is another important problem in this technique. Finally, one 
should be very carefiil to prevent mechanical damage to the substrate that results from mis­
alignment . 
POLISHING 
SLURRY PRESSURE CYLINDER 
MOUNTING PLATE 
SILICON SLICES 
POLISHING PLATE 
I 
Fig. A. 14. Schematics of a polishing machine.[244] 
A.2.4. Recrystallization Techniques 
As it has been mentioned earlier, due to low temperature requirement of 3DI 
technology, most materials should be deposited at low temperatures. However, semiconductor 
materials deposited at low temperatures have amorphous or poly silicon structures. The 
semiconductors with amorphous or polysilicon structures have inferior electrical characteristics 
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in comparison with single crystalline semiconductors' electrical characteristics. To improve 
the electrical characteristics of these materials without damaging the previously built layers, a 
few new techniques have been developed in recent years.[245-249,250-255] 
The distinctive feature of these techniques is their special theraial budget. The thermal 
budget of these processes should be adequate to melt the poly crystalline SOI layer and 
impotent enough not to deteriorate the underlaying layers. Several heating processes using 
various heating instruments such as lasers, electron beams, lamps, and strip heaters have been 
shown to meet this thermal budget requirement 1-255] i^e main recrystallization mechanism 
is the same in all these cases; a high energy beam is utilized to melt the small region (zone) of 
the substrate. This high energy beam is slowly moved around the substrate until the entire 
substrate surface has been swept. The recrystallized layer has characteristics very close to a 
single crystal semiconductor, therefore, the devices built on this layer should have just as good 
characteristics as those built on a single crystalline semiconductor.[25ll pig. a. 15 Presents a 
visual description of the main mechanism used by all of these techniques.t25i. 256-257] 
A.2.4.1 • Seeding Technique 
The above figure also reveals another important technique utilized in these 
recrystallization methods. This technique, called "seeding", uses the crystal stmcture of lower 
layer as a reference for recrystallization of upper layer. That is, the top polysilicon layer is 
connected with the lower (single crystal) layer by etched windows in the insulator layer. When 
the top polysilicon layer is molten, a small part of the single crystal layer underlying the 
insulator layer melts as well. This ensures that upon recrystallization, the recrystallized layer 
will have the crystal orientation of underlying layer, due to that fact that recrystallized layer is 
seeded by the crystal of die underlying layer.[256-257] pjg a. 16 clearly demonstrates the 
concept of seeding using SEM micrograph of a seeding window cross-section before and after 
recrystallization. [258] 
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Fig. A. 15. Basic mechanism of recrystallization techniques.t256-257] 
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Fig. A. 16 SEM cross-section of a seeding window before 
(top) and after (bottom) recrystalIization.t258] 
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A.2.4.2. Control of the Recrvstallization Process 
In order to produce defect free materials with this method, the recrystallization process 
should be controlled very carefully. The key to successful control of this process is to regulate 
the temperature profile in poly silicon, 259-260] Three strategies have been suggested to 
control the temperature profile of the region under the beam. 
The first strategy is to shape the intensity profile of ±e beam. For example, it is known 
that the gussian beam profile produces a molten region with a circular shape and a convex 
trailing edge (the liquid-solid interface is convex). Due to the fact that crystal growth always 
occurs normal to liquid-solid interfacet^Sl]^ tjje recrystallization process starts from the edges 
and proceeds towards center of the scanned area. As a result, many polysilicon grains act as 
the seeds for the recrystallization process. Tliis causes a formation of several small crystals, 
each with different crystallographic direction. The formation of a "chevron like" pattern seen in 
Fig. A. 17 results from this fact.t26i] 
To overcome this problem, several different beam profiles have been suggested, 
Two of the most common ways used to modify the beam profile for this technique are the 
superimposing of a splitted beams partiallyf^^'l and passing the beam through a cylindrical 
lense.t^^l The latter method results in an elliptically shaped beam, which is currently the most 
popular method used in the laser recrystallization technique. Other methods for reshaping the 
beam profile are presented in Fig. A.18.t250] 
The second technique for controlling the beam recrystallization process is to engineer a 
desirable absorption characteristics on the SOI film. This is usually done by depositing 
different thicknesses of anti-reflection films over SOI film.[250, 261-262] i^e anti-reflection / 
absorbing capping layer is made of oxide / nitrite sandwich. By modifying the thickness of 
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each layer, the desired heat profile is created on top of the SOI layer. These capping layers are 
usually patterned in rows by lithographical methods to produce a concave trailing edge for the 
molten zone; therefore, causing the seeding process to start from the seeding holes. Fig. A. 19 
presents a wide variation of this method practically used in different instimtions.[250] 
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Fig. A. 17. "Optical micrograph of dual-beam argon-laser recrystallized polysilicon layers 
showing the grain structure after one scan with a) insufficient power density in the middle part 
of the scan and b) optimal power density."l26l] 
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Fig. A. 18. Various methods employed to modify the intensity profile of ±e beam spot, "(a) 
beam profile change achieved with a mask ( Stanford Univ., single crystal, 45 |im X 50 jim; 
(b) donut-type beam produced by oscillation mode modification (Fujitsu, crystal 600 pjn 
long); (c) beam splitting (NEC, crystallized area 20 |im X 1000 pm); (d) double laser beams ( 
Fujitsu, 20 (im, Matsushita, 1800 (im); (e) e-beam oscillation - oscillatory growth methods 
(AT&T Bell Labs, 50 pjn X 50 |im); (f) quasilinear electron beam (Toshiba and Tokyo Inst. 
of Technol., 300|im)."t2501 
Finally, the third method for creating a desirable thermal profile on a SOI layer is to 
change the heat transfer characteristics by engineering the physical structure of a SOI layer. 
Fig. A.20. presents various techniques that use this method for creating desirable thermal 
characteristics on a SOI layer. Among the methods mentioned here, the first method is the 
most appropriate choice for 3DI technology. There are two main reasons for this selection. 
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First, The changing beam profile method requires no additional processing on the SOI layer. 
As it has been mentioned earlier, each processing step on the SOI layer reduces the yield. 
Secondly, this method does not alter the topology of the SOI layer, therefore, subsequent 
planarization steps could better planarize the surface topology. 
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Fig. A. 19. Various methods that use anti-reflection patterning lo modify the heat 
characteristics of SOI layer, "(g) stripe-patteraed, antireflecting, thin film (CNET- France, 20 
|im X 400 pin, and Mitsubishi, 20 |im X 1800 ^im); (h) patterned antireflecting, thin film 
(Fujitsu); (i) changing the reflectivity, i.e., moated island approach (General Electric, 18 jim X 
50 |im); (j) indirect heating(Fujitsu, 20 jrni X 60 {im); and (k) double polysilicon layer 
recrystallization (Sharp)."^^®! 
233 
Seam 
Poly-Si 
Si-Substrate 
Thormal Profile Heating Area 
H) 
l.Otfm O.Dam 
Si-Stripo 
StOj 
Paly-S{ 
Quarts Plato 
Thormal Prolilc 
Fig. A.20. This group of methods modifies the physical structure of the SOI 
layer so as to achieve desirable heat transfer characteristics. "(1) LOCOS island 
edge heating (TI, HP, Mitsubishi, Matsushita, Sharp, 10 jim X 50|im ); (m) 
buried stripe structure (NEC, 12 |im X 500 |Jin); (n)relief structure of Si02 to 
control thermal flow to the substrate (Mitsubishi 8 ^  X 200 |im; and (o) heat 
sink Structure (Fujitsu)."t250I 
To achieve the best results a combination of these methods may be used. For example, 
an elliptical laser beam could be further enhanced by stripes of antireflection layers, as shown 
in Fig. A.21. These antireflection layers are placed at a distance on both sides of the seeding 
holes. 
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A.2.4.3. Scanning Techniques 
Different methods of scanning and seeding have been developed in the recent 
years.t26l. 263-264] jjj one of the most interesting procedures, an elliptical laser beam scans 
over periodically arranged seeding holes. These seeding holes form parallel lines, as shown in 
Fig. A.22. The seeding holes in this figure is discontinuous; however, continuous strips 
format could be used for seeding window as well. 
•Iliptiul linr km 
raaytulafd Si 
flifegrain koaRdvy 
Fig. A.21. A combination of the beam shaping method and 
modification to heat transfer characteristics using antireflection 
techniques are utilized to get the optimum results.[26l] 
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As it can be observed from Fig. A.22, the elliptical spot is scanned parallel to stripes 
while the axis of the ellipse makes a 45° angle with this direction. This is done to encourage 
crystal growth in a [110] direction that has the best correspondence to (111) plane. 1^61] jt has 
been reported that recrystallizadon close to [111] direction produces "the most stable lateral 
epitaxial growth".[26l, 265] \ recrystallized sample prepared with this recrystallization method 
is shown in Fig. A.23. 
In order to reveal the crystallographic orientation of the sample in Fig. A.23, the 
capping layer is first pattemed with circular holes and is then etched with an anisotropic wet 
etch. Moreover, a Secco-etch is performed on the sample at the end. The grain boundaries can 
be detected by regular shape of squares, which indicate a perfect (100) silicon surface.P6i] 
Periodic Seeding 
seeding bol( poly-Si 
Fig. A.22. "Schematics of laser recrystallization using a parallel arrangement 
of discontinues seeding windows."[26l] 
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Fig. A.23. Optical micrograph of a SOI layer that is 
recrystallized by the method shown in Fig. A.21. The 
crystallographic orientation can be detected by the etch 
squares between the seeds.t26l] 
A schematic diagram of a system designed based on this technique for high through put 
is shown in Fig. A.24. As it can be seen, a relatively high power continuous wave argon laser 
(20-30W) is utilized as the source. The laser beam generated by this source is passed through a 
cylindrical lense to generate an elliptical shaped laser beam. Also it should be noted that in this 
system the substrate is kept at around 500 - 600oC.t26lI Since it only takes 4 minutes to 
completely recrystallize a layer on a 4" substrate, the effect of temperature on underneath layers 
is negligible. 
A.2.4.4. A Note About Different Beam Sources 
As mentioned before, many beam sources can be used for recrystallization 
purposes.[251-255] Moreover, the source of the beam plays very important role in the 
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recrystallization mechanism and in the recrystallized material.I] por example, the electron 
beams could be easily deflected by electric and magnetic fields; whereas, light sources can not 
be reflected by electric or magnetic fields directly. Therefore, these unique characteristics 
should be considered for choosing the recrystallization technique. 
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Fig. A.24. Schematics of laser recrystallization machines. t26i] 
There are differences between different laser sources, as well. For example, the 
radiation of an Argon laser still gets completely absorbed even in a reasonably thin 
polycrystailine silicon; whereas, the radiation of a CO2 laser (with 10.6 |im wave length) is 
only absorbed by the silicon's free electrons.This is due to the differences in the wave 
length of the two lasers and the energy bandgap of the silicon itself. Taking this in 
consideration, one sees that most of the energy of the Argon laser is absorbed in top layer 
(which is being recrystallized) while most of the energy of the CO2 laser will be absorbed by 
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layers underneath the top layer. This degree of absorption by lower layers could generate 
enough heat to destroy ±e lower layers by redistributing their impurities. Therefore, in cases 
where CO2 laser beam sources have to be utilized, thick capping layers are placed on top of 
the silicon and the SOI layers should have larger oxide thicknesses. This tactic ensures that 
most of the power will get absorbed in the top layer. 
Other beam sources have advantages and disadvantages of their own. For example, e-
beam recrystallization may cause severe radiation damage to underlaying layers; even though, 
it can be moved across the substrate easily by electric and magnetic field the same way the 
beam is moved around in a CRT tube[245, 267-268] Non-coherent and unpolarized light 
sources (the light generated by regular lamp) are easier to generate at high powers. However, 
they are not as accurate as laser beams. [269] 
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